
Contents

1. Basic Specifications.....	1~5
1.1 Display Specifications	1
1.2 Mechanical Specifications.....	1
1.3 Active Area / Memory Mapping & Pixel Construction	1
1.4 Mechanical Drawing.....	2
1.5 Pin Definition	3
1.6 Block Diagram.....	5
1.6.1 V _{CC} Supplied Externally	5
2. Absolute Maximum Ratings	6
3. Optics & Electrical Characteristics	7~11
3.1 Optics Characteristics	7
3.2 DC Characteristics	7
3.3 AC Characteristics	8
4. Functional Specification.....	12~15
4.1 Commands	12
4.2 Power down and Power up Sequence	12
4.2.1 Power up Sequence.....	12
4.2.2 Power down Sequence	12
4.3 Reset Circuit	12
4.4 Actual Application Example	13
4.4.1 V _{CC} Supplied Externally	13
5. Reliability	15
5.1 Contents of Reliability Tests	15
5.2 Failure Check Standard	15
6. Outgoing Quality Control Specifications.....	16~19
6.1 Environment Required	16
6.2 Sampling Plan	16
6.3 Criteria & Acceptable Quality Level	16
6.3.1 Cosmetic Check (Display Off) in Non-Active Area.....	16
6.3.2 Cosmetic Check (Display Off) in Active Area.....	18
6.3.3 Pattern Check (Display On) in Active Area.....	19
7. Package Specifications.....	20
8. Precautions When Using These OEL Display Modules	21~22
8.1 Handling Precautions.....	21
8.2 Storage Precautions.....	21
8.3 Designing Precautions	22
8.4 Precautions when disposing of the OEL display modules	22
8.5 Other Precautions.....	22
Warranty.....	23
Notice.....	23

1. Basic Specifications


1.1 Display Specifications

- 1) Display Mode : Passive Matrix
- 2) Display Color : Monochrome (Green/White/Yellow)
- 3) Drive Duty : 1/64 Duty




1.2 Mechanical Specifications

- 1) Outline Drawing : According to the annexed outline drawing
- 2) Number of Pixels : 128 × 64
- 3) Module Size : 73.00 × 67.87 × 2.675 (mm)
- 4) Panel Size : 73.00 × 41.86 × 2.00 (mm) including "Anti-Glare polarizer"
- 5) Active Area : 61.41 × 30.69 (mm)
- 6) Pixel Pitch : 0.48 × 0.48 (mm)
- 7) Pixel Size : 0.45 × 0.45 (mm)
- 8) Weight : 12.7 (g) ± 10%


1.3 Active Area / Memory Mapping & Pixel Construction



Item	Date	Remark
A	20160811	Original Drawing



Pin	Symbol
1	N.C. (GND)
2	VCC
3	VCCOH
4	IREF
5	D7
6	D6
7	D5
8	D4
9	D3
10	D2
11	D1
12	DC
13	E/RD#
14	R/W#
15	D/C#
16	RES#
17	CS#
18	N.C.
19	BS2
20	BS1
21	VIDD
22	N.C.
23	N.C.
24	VBREF
25	RESE
26	FB
27	VDDDB
28	GDR
29	VSS
30	VSL



Notes:

- Color: Green (16 Gray Scales)
- Driver IC: SSD1325
- TCP Number: SSD1325T2 / SSD1325T6
FPC Number: UT-0225-P04
- Interface:
8-bit 68XX/80XX Parallel, 4-wire SPI
- General Tolerance: ±0.30
- The total thickness (2.10 Max) is without pclarizer protective film, remove tape & driver IC.
The actual assembled total thickness with above materials should be 3.15 Max.

Customer Approval				Drawing Number				Rev.	
Signature				J				A	
				Material				Soda Lime / Polyimide	
Title				Folding Type OEL Display Module				Scale	
				Pixel Number: 128 x 64, Monochrome, TCP+FPC Package				Sheet	
Tolerance				Drawn				Size	
				E.E.				A3	
Dimension				Panel / E.				1 of 1	
				P.M.				1 of 1	
Angle				Date				A3	


1.5 Pin Definition

Pin Number	Symbol	I/O	Function												
Power Supply															
21	VDD	P	Power Supply for Logic This is a voltage supply pin. It must be connected to external source.												
29	VSS	P	Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground.												
2	VCC	P	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and V _{SS} when the converter is used. It must be connected to external source when the converter is not used.												
Driver															
4	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V _{SS} . Set the current at 10μA maximum.												
3	VCOMH	P	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and V _{SS} .												
30	VSL	O	Voltage Output Low Level for SEG Signal This pin is the output pin for the voltage output low level for SEG signals. A capacitor should be connected between this pin and VSS.												
DC/DC Converter(Insufficient)															
27	VDDB	P	Power Supply for DC/DC Converter Circuit This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to V _{DD} when the converter is not used.												
28	GDR	O	Output for Connected External NMOS This output pin drives the gate of the external NMOS of the booster circuit.												
25	RESE	I	Input for Connected External NMOS This pin connects to the source current pin of the external NMOS of the booster circuit.												
24	VBREF	I	Voltage Reference for DC/DC Converter Circuit This pin is the internal voltage reference of booster circuit. A stabilization capacitor, typ. 1μF, should be connected to VSS.												
26	FB	I	Feedback Input for DC/DC Converter Circuit This pin is the feedback resistor input of the booster circuit. It is used to adjust the booster output voltage level (VCC).												
Interface															
16	RES#	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.												
20 19	BS1 BS2	I	Communicating Protocol Select These pins are MCU interface selection input. See the following table: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>BS2</th> <th>BS1</th> <th>Interface mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Serial</td> </tr> <tr> <td>1</td> <td>0</td> <td>68XX-parallel</td> </tr> <tr> <td>1</td> <td>1</td> <td>80XX-parallel</td> </tr> </tbody> </table>	BS2	BS1	Interface mode	0	0	Serial	1	0	68XX-parallel	1	1	80XX-parallel
BS2	BS1	Interface mode													
0	0	Serial													
1	0	68XX-parallel													
1	1	80XX-parallel													
17	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.												
15	D/C#	I	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register.												

Pin Number	Symbol	I/O	Function
Interface(Continued)			
13	E/RD#	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
14	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
5~12	D7~D0	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK.
Reserve			
18、22、23	N.C.	-	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. It must be floated.
1	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pin can reduce the influences from stresses on the function pin. This pin must be connected to external ground.

1.6 Block Diagram

1.6.1 V_{CC} Supplied Externally



C1, C3	: 0.1μF
C2, C6	: 4.7μF
C4	: 10μF
C5	: 4.7μF/25V, Tantalum Capacitor
R1	: 820kΩ, R1 = (Voltage at IREF - VSS) / IREF

MCU Interface Selection : Base on BS1 and BS2 connection
 Pins connected to MCU interface : D7~D0, E/RD#, R/W#, D/C#, RES#, and CS#
 Shown as below table

BS2	BS1	Interface mode	Data bus								Control bus				
			D7	D6	D5	D4	D3	D2	D1	D0	CS#	D/C#	R/W#	E/RD#	RES#
0	0	Serial	0	0	0	0	0	NC	SDIN	SCLK	CS#	D/C#	0	0	RES#
1	0	8bit 6800	D7	D6	D5	D4	D3	D2	D1	D0	CS#	D/C#	R/W#	E	RES#
1	1	8bit 8080	D7	D6	D5	D4	D3	D2	D1	D0	CS#	D/C#	WR#	RD#	RES#

Note :

- " 0 " is connected to VSS.
- " 1 " is connected to VDD.
- " NC " is non-connected.
- VBREF, RESE, FB, and GDR should be left float.

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V _{DD}	-0.3	4	V	1, 2
Supply Voltage for Display	V _{CC}	0	16	V	1, 2
Operating Temperature	T _{OP}	-40	85	°C	3
Storage Temperature	T _{STG}	-40	90	°C	3
Life Time (100 cd/m ²)		30,000	-	hour	4
Life Time (80 cd/m ²)		40,000	-	hour	
Life Time (60 cd/m ²)		60,000	-	hour	

Note 1: All the above voltages are on the basis of "V_{SS} = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The define temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: V_{CC} = 15.0V, T_a = 25°C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness	L_{br}	Note 4	80	100	-	cd/m ²
C.I.E. (Green)	(x) (y)	C.I.E. 1931	0.25 0.62	0.29 0.66	0.33 0.70	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

* Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 15.0V$.
Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Logic	V_{DD}		2.4	2.8	3.5	V
Supply Voltage for Display (Supplied Externally)	V_{CC}	Note 5	14.25	15	15.75	V
High Level Input	V_{IH}		$0.8 \times V_{DD}$	-	V_{DD}	V
Low Level Input	V_{IL}		0	-	$0.2 \times V_{DD}$	V
High Level Output	V_{OH}	$I_{OUT} = 100\mu A$, 3.3MHz	$0.9 \times V_{DD}$	-	V_{DD}	V
Low Level Output	V_{OL}	$I_{OUT} = 100\mu A$, 3.3MHz	0	-	$0.1 \times V_{DD}$	V
Operating Current for V_{DD}	I_{DD}		-	250	400	μA
Operating Current for V_{CC} (V_{CC} Supplied Externally)	I_{CC}	Note 6	-	14.5	18.1	mA
		Note 7	-	22.0	27.5	mA
		Note 8	-	37.8	47.3	mA
Sleep Mode Current for V_{DD}	$I_{DD, SLEEP}$		-	1	5	μA
Sleep Mode Current for V_{CC}	$I_{CC, SLEEP}$		-	1	5	μA

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DD} = 2.8V$, $V_{CC} = 15V$, 30% Display Area Turn on.

Note 7: $V_{DD} = 2.8V$, $V_{CC} = 15V$, 50% Display Area Turn on.

Note 8: $V_{DD} = 2.8V$, $V_{CC} = 15V$, 100% Display Area Turn on.


* Software configuration follows Section 4.4 Initialization.

3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	System Cycle Time	300	-	ns
t_{AS}	Address Setup Time	0	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read)	120	-	ns
	Chip Select Low Pulse width (Write)	60		
PW_{CSH}	Chip Select High Pulse Width (Read)	60	-	ns
	Chip Select High Pulse Width (Write)	60		
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns



* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 3.5\text{V}$, $a_T = 25^\circ\text{C}$)




3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	System Cycle Time	300	-	ns
t_{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
$t_{\text{PWL R}}$	Low Pulse Width (Read)	120	-	ns
$t_{\text{PWL W}}$	Low Pulse width (Write)	60		
$t_{\text{PWH R}}$	High Pulse Width (Read)	60	-	ns
$t_{\text{PWH W}}$	High Pulse Width (Write)	60		
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns
t_{CS}	Chip select setup time	0		Ns
t_{CSH}	Chip select hold time to read signal	0		Ns
t_{CSF}	Chip select hold time	20		ns


* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 3.5\text{V}$, $T_{\text{a}} = 25^{\circ}\text{C}$)



Write cycle (Form 2)




Read cycle (Form 2)



3.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	250	-	ns
t_{AS}	Address Setup Time	150	-	ns
t_{AH}	Address Hold Time	150	-	ns
t_{CSS}	Chip Select Setup Time	120	-	ns
t_{CSH}	Chip Select Hold Time	60	-	ns
t_{DSW}	Write Data Setup Time	100	-	ns
t_{DHW}	Write Data Hold Time	100	-	ns
t_{CLKL}	Serial Clock Low Time	100	-	ns
t_{CLKH}	Serial Clock High Time	100	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns

* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 3.5\text{V}$, $T_{\text{a}} = 25^{\circ}\text{C}$)



4. Functional Specification

4.1 Commands


Refer to the Technical Manual for the SSD1325

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


4.2.1 Power up Sequence:

1. Power up V_{DD}
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up V_{CC}
6. Delay 100ms
(When V_{CC} is stable)
7. Send Display on command



4.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{CC}
3. Delay 100ms
(When V_{CC} is reach 0 and panel is completely discharges)
4. Power down V_{DD}



Note 9:

- 1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF.
- 2) V_{CC} should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD} , V_{CC}) can never be pulled to ground under any circumstance.
- 4) V_{DD} should not be power down before V_{CC} power down.

4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:


1. Display is OFF
 2. 128×80 Display Mode
 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
 4. Shift register data clear in serial interface
 5. Display start line is set at display RAM address 0
 6. Column address counter is set at 0
 7. Normal scan direction of the COM outputs
 8. Contrast control register is set at 40h
 9. Normal display mode (Equivalent to A4h command)
-

4.4 Actual Application Example

Command usage and explanation of an actual example


4.4.1 V_{CC} Supplied Externally

<Power up Sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>



5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	85°C, 500 hrs	The operational functions work.
Low Temperature Operation	-40°C, 500 hrs	
High Temperature Storage	90°C, 500 hrs	
Low Temperature Storage	-40°C, 500 hrs	
High Temperature/Humidity Operation	60°C, 90% RH, 240 hrs	
Thermal Shock	-40°C ↔ 85°C, 100 cycles 30 mins dwell	

- * The samples used for the above tests do not include polarizer.
- * No moisture condensation is observed during tests.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:	23 ± 5°C
Humidity:	55 ± 15% RH
Fluorescent Lamp:	30W
Distance between the Panel & Lamp:	≥ 50cm
Distance between the Panel & Eyes of the Inspector:	≥ 30cm
Finger glove (or finger cover) must be worn by the inspector.	
Inspection table or jig must be anti-electrostatic.	


6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E





6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area


Check Item	Classification	Criteria
Panel General Chipping	Minor	<p>X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)</p> 

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	<p>Any crack is not allowable.</p> 
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any



6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.







Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore $W > 0.1, L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore $0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \leq 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$ 
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

* Protective film should not be tear off when cosmetic check.


** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$



6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

7. Package Specifications




Item	Quantity
Module	240 per Primary Box
Holding Trays (A)	20 per Primary Box
Total Trays (B)	21 per Primary Box (Including 1 Empty Tray)
Primary Box (C)	1~4 per Carton (4 as Major / Maximum)

8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high

humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from TOPWIN Semiconductor Inc.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1325
* Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
 - 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
* Pins and electrodes
* Pattern layouts such as the FPC
 - 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
* Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
* Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
 - 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
 - 5) We recommend you to construct its software to make periodical refreshment of the operation
-

statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.
