

Four 2-input OR gate CD4001

summary

CD4001 is composed of four 2-input CMOS or NOT gate circuits, and this device is mainly used as a general-purpose 2-input or NOT gate.

Recommended working conditions:

Power supply voltage range.....V~15V

Input Voltage.....0V~VDD

Operating temperature range

0°C~70°C

Limit value:

supply voltage.....-0.5V~18V

INPUT VOLTAGE.....-0.5V~VDD+0.5V

welding temperature (10S) T_L265°C

storage temperature T_s -65°C~150°C

Lead out symbol:


1A~4A Data input terminal

1B~4B Data input terminal


VDD Positive power supply

Vss grounds

1Y~4Y Data input terminal



逻辑符号



Logical expression: $Y = \overline{A} \overline{B}$

static characteristic:

parameter	Test conditions			value	UNIT
	V _o /V	V _i /V	VDD/V	25°C	
V _{oL} Low output Level voltage (maximum)	-	5/0 10/0 15/0	5.0 10.0 15.0	0.05	V
V _{oH} Output high Level voltage (minimum)	-	5/0 10/0 15/0	5.0 10.0 15.0	4.95 9.95 14.95	V
V _{IL} Input low Level voltage (maximum)	4.5 9.0 13.5	-	5.0 10.0 15.0	1.5 3.0 4.0	V
V _{IH} input high Level voltage (minimum)	0.1 1.0 1.5	-	5.0 10.0 15.0	3.5 7.0 11.0	V
Output high level Current I _{OH} (minimum)	2.5 4.6 9.5 13.5	5/0 5/0 10/0 15/0	5.0 5.0 10.0 15.0	-1.6 -0.51 -1.3 -3.4	mA
Output low level Current I _{OL} (minimum)	0.4 0.5 1.5	5/0 10/0 15/0	5.0 10.0 15.0	0.61 1.3 3.4	mA
I _i Input Current	-	15/0	15.0	±0.1	uA
I _{DD} Power supply current (maximum)	-	5/0 10/0 15/0	5.0 10.0 15.0	0.25 0.5 1.0	uA

Dynamics:

parameter	Test conditions	V _{DD} /V	value		unit
			min	max	
t _{PLH} Output transmission delay time from low level to high level	CL = 50pF RL = 200k Ω tr = 20ns tf = 20ns	5.0		250	ns
		10.0	--	120	
		15.0		90	
t _{PHL} Output transmission delay time from high level to low level		5.0		250	
		10.0	--	120	
		15.0		90	
t _{TLH} Output transfer from low level to high level conversion time	5.0		200		
	10.0	--	100		
	15.0		80		
t _{THL} Output conversion time from high level to low level	5.0		200		
	10.0	--	100		
	15.0		80		
CI Input capacitance (Any input terminal)		--	--	7.5	Pf

Logic diagram:

