



# +5V Precision VOLTAGE REFERENCE

## FEATURES


- **OUTPUT VOLTAGE:** +5V  $\pm 0.2\%$  max
- **EXCELLENT TEMPERATURE STABILITY:** 10ppm/ $^{\circ}\text{C}$  max ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )
- **LOW NOISE:** 10 $\mu\text{V}_{\text{PP}}$  max (0.1Hz to 10Hz)
- **EXCELLENT LINE REGULATION:** 0.01%/V max
- **EXCELLENT LOAD REGULATION:** 0.008%/mA max
- **LOW SUPPLY CURRENT:** 1.4mA max
- **SHORT-CIRCUIT PROTECTED**
- **WIDE SUPPLY RANGE:** 8V to 40V
- **INDUSTRIAL TEMPERATURE RANGE:**  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- **PACKAGE OPTIONS:** DIP-8, SO-8

## APPLICATIONS

- PRECISION REGULATORS
- CONSTANT CURRENT SOURCE/SINK
- DIGITAL VOLTMETERS
- V/F CONVERTERS
- A/D AND D/A CONVERTERS
- PRECISION CALIBRATION STANDARD
- TEST EQUIPMENT

## DESCRIPTION

The REF02 is a precision 5V voltage reference. The drift is laser trimmed to 10ppm/ $^{\circ}\text{C}$  max over the extended industrial and military temperature range. The REF02 provides a stable 5V output that can be externally adjusted over a  $\pm 6\%$  range with minimal effect on temperature stability. The REF02 operates from a single supply with an input range of 8V to 40V with a very low current drain of 1mA, and excellent temperature stability due to an improved design. Excellent line and load regulation, low noise, low power, and low cost make the REF02 the best choice whenever a 5V voltage reference is required. Available package options are DIP-8 and SO-8. The REF02 is an ideal choice for portable instrumentation, temperature transducers, Analog-to-Digital (A/D) and Digital-to-Analog (D/A) converters, and digital voltmeters.



+5V Reference with Trimmed Output



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $V_{IN} = +15\text{V}$  power supply, unless otherwise noted.

PARAMETER	CONDITIONS	REF02A			REF02B			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>OUTPUT VOLTAGE</b> Change with Temperature <sup>(1, 2)</sup> ( $\Delta V_{OT}$ ) -40°C to +85°C	$I_{LOAD} = 0\text{mA}$	4.985	5.0	5.015	4.990	*	5.010	V
<b>OUTPUT VOLTAGE DRIFT</b> <sup>(3)</sup> -40°C to +85°C (TCV <sub>O</sub> )			4	15		4	10	±ppm/°C
<b>LONG-TERM STABILITY</b> First 1000h Second 1000h	2000h Test		100 50			100 50		±ppm ±ppm
<b>OUTPUT ADJUSTMENT RANGE</b>	$R_{POT} = 10\text{k}\Omega$ <sup>(6)</sup>	±3	±6		*	*		%
<b>CHANGE IN <math>V_O</math> TEMP COEFFICIENT WITH OUTPUT ADJUSTMENT</b> (-55°C to +125°C)	$R_{POT} = 10\text{k}\Omega$		0.7			*		ppm/%
<b>OUTPUT VOLTAGE NOISE</b>	0.1Hz to 10Hz <sup>(5)</sup>		4	10		*	*	μV <sub>PP</sub>
<b>LINE REGULATION</b> <sup>(4)</sup> -40°C to +85°C	$V_{IN} = 8\text{V}$ to 33V $V_{IN} = 8.5\text{V}$ to 33V		0.006 0.008	0.010 0.012		*	*	%/V
<b>LOAD REGULATION</b> <sup>(4)</sup> -40°C to +85°C	$I_L = 0\text{mA}$ to +10mA $I_L = 0\text{mA}$ to +10mA		0.005 0.007	0.010 0.012		*	0.008 0.010	%/mA
<b>TURN-ON SETTLING TIME</b>	$T_o \pm 0.1\%$ of Final Value		5			*		μs
<b>QUIESCENT CURRENT</b>	No Load		1.0	1.4		*	*	mA
<b>LOAD CURRENT (SOURCE)</b>		10	21		*	*		mA
<b>LOAD CURRENT (SINK)</b>		-0.3	-0.5		*	*		mA
<b>SHORT-CIRCUIT CURRENT</b>	$V_{OUT} = 0$		30			*		mA
<b>POWER DISSIPATION</b>	No Load		15	21		*	*	mW
<b>TEMPERATURE VOLTAGE OUTPUT</b> <sup>(7)</sup>			630			*		mV
<b>TEMPERATURE COEFFICIENT</b> of Temperature Pin Voltage -55°C to +125°C			2.1					mV/°C
<b>TEMPERATURE RANGE</b> Specification REF02A, B, C		-40		+85	*		*	°C

NOTES: (1)  $\Delta V_{OT}$  is defined as the absolute difference between the maximum output and the minimum output voltage over the specified temperature range expressed as a percentage of 5V:

$$\Delta V_O = \left| \frac{V_{MAX} - V_{MIN}}{5V} \right| \times 100$$

(2)  $\Delta V_{OT}$  specification applies trimmed to +5.000V or untrimmed.

(3) TCV<sub>O</sub> is defined as  $\Delta V_{OT}$  divided by the temperature range.

(4) Line and load regulation specifications include the effect of self heating.

(5) Sample tested.

(6) 10kΩ potentiometer connected between  $V_{OUT}$  and ground with wiper connected to Trim pin. See figure on page 1.

(7) Pin 3 is insensitive to capacitive loading. The temperature voltage will be modified by 7mV for each μA of loading.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage .....	+40V
Operating Temperature	
P, U .....	-40°C to +85°C
Storage Temperature Range	
P, U .....	-65°C to +125°
Output Short Circuit Duration (to Ground or $V_{IN}$ ) .....	Indefinite
Junction Temperature .....	-65°C to +150°
$\theta_{JA}$ P .....	120°C/W
U .....	80°C/W
Lead Temperature (soldering, 60s) .....	+300°C




## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PIN CONFIGURATIONS









## PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	$V_{OUT}$ at 25°C	MAX DRIFT (ppm/°C)	PACKAGE	PACKAGE DRAWING DESIGNATOR	SPECIFICATION TEMPERATURE RANGE
REF02AU	5V±15mV	±15	SO-8	D	-40°C to +85°C
REF02BU	5V±10mV	±10	SO-8	D	-40°C to +85°C
REF02AP	5V±15mV	±15	DIP-8	P	-40°C to +85°C
REF02BP	5V±10mV	±10	DIP-8	P	-40°C to +85°C

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at [www.ti.com](http://www.ti.com).







# TYPICAL PERFORMANCE CURVES

AT  $T_A = +25^\circ\text{C}$ , unless otherwise noted.






# TYPICAL PERFORMANCE CURVES (Cont.)

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (Cont.)

At  $T_A = +25^\circ\text{C}$ , unless otherwise noted.



## OUTPUT ADJUSTMENT

The REF02 trim terminal can be used to adjust the voltage over a 5V  $\pm$ 150mV range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 5V, including 5.12V<sup>(1)</sup> for binary applications (see circuit on page 1).

Adjustment of the output does not significantly affect the temperature performance of the device. The temperature coefficient change is approximately 0.7ppm/ $^{\circ}$ C for 100mV of output adjustment.

NOTE: (1) 20mV LSB for 8-bit applications.




FIGURE 1. Burn-In Circuit.

## REFERENCE STACKING PROVIDES OUTSTANDING LINE REGULATION

By stacking two REF01s and one REF02, a systems designer can achieve 5V, 15V, and 25V outputs. One very important advantage of this circuit is the near-perfect line regulation at 5V and 15V outputs. This circuit can accept a 27V to 55V change to the input with less than the noise voltage as a change to the output voltage. R<sub>B</sub>, a load bypass resistor, supplies current I<sub>SY</sub> for the 15V regulator.

Any number of REF01s and REF02s can be stacked in this configuration. For example, if ten devices are stacked in this configuration, ten 5V or five 10V outputs are achieved. The line voltage may range from 100V to 130V. Care should be exercised to insure that the total load currents do not exceed the maximum usable current, which is typically 21mA.

## TYPICAL APPLICATIONS




FIGURE 2.  $\pm$ 5V Precision Reference.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REF02AP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		REF02AP	<a href="#">Samples</a>
REF02APG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		REF02AP	<a href="#">Samples</a>
REF02AU	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02AU	<a href="#">Samples</a>
REF02AU/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02AU	<a href="#">Samples</a>
REF02AU/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02AU	<a href="#">Samples</a>
REF02AUE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02AU	<a href="#">Samples</a>
REF02AUG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02AU	<a href="#">Samples</a>
REF02BP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		REF02BP	<a href="#">Samples</a>
REF02BU	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02BU	<a href="#">Samples</a>
REF02BU/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02BU	<a href="#">Samples</a>
REF02BU/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02BU	<a href="#">Samples</a>
REF02BUE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02BU	<a href="#">Samples</a>
REF02BUG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	REF02BU	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.



(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF02AU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF02BU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF02AU/2K5	SOIC	D	8	2500	367.0	367.0	35.0
REF02BU/2K5	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.