Contents

1. Basic Specifications

- 1.1 Display Specifications
- 1.2 Mechanical Specifications
- 1.3 Active Area / Memory Mapping & Pixel Construction
- 1.4 Mechanical Drawing
- 1.5 Pin Definition

2. Absolute Maximum Ratings

3. Optics & Electrical Characteristics

- 3.1 Optics Characteristics
- 3.2 DC Characteristics
- 3.3 AC Characteristics
 - 3.3.1 Serial Interface Characteristics (4-wire SPI)

4. Functional Specification

- 4.1 Commands
- 4.2 Power down and Power up Sequence
 - 4.2.1 Power up Sequence
 - 4.2.2 Power down Sequence
- 4.3 Reset Circuit
- 4.4 Actual Application Example
 - 4.4.1 VPP Supplied Externally

5. Reliability

- 5.1 Contents of Reliability Tests
- 5.2 Failure Check Standard

6. Outgoing Quality Control Specifications

- 6.1 Environment Required
- 6.2 Sampling Plan
- 6.3 Criteria & Acceptable Quality Level
 - 6.3.1 Cosmetic Check (Display Off) in Non-Active Area
 - 6.3.2 Cosmetic Check (Display Off) in Active Area
 - 6.3.3 Pattern Check (Display On) in Active Area

7. Package Specifications

8. Precautions When Using These OEL Display Modules

- 8.1 Handling Precautions
- 8.2 Storage Precautions
- 8.3 Designing Precautions
- 8.4 Precautions when disposing of the OEL display modules
- 8.5 Other Precautions

Warranty

Notice

1. Basic Specifications

1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Monochrome (White)

3) Drive Duty: 1/128 Duty

1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing

2) Number of Pixels: 64×128

 3) Panel Size:
 $14 \times 28 \times 1.22 \text{ (mm)}$


 4) Active Area:
 $10.86 \times 21.74 \text{ (mm)}$


 5) Pixel Pitch:
 $0.17 \times 0.17 \text{ (mm)}$

 6) Pixel Size:
 $0.15 \times 0.15 \text{ (mm)}$

7) Weight: TBD


1.3 Active Area / Memory Mapping & Pixel Construction





Detail "A" Scale (10:1)





1.5 Pin Definition

Pin Number	Symbol	1/0	Function
Power Suppl	'y		
7	VDD	Р	Power Supply for Logic This is a voltage supply pin. It must be connected to external source.
6	VSS	Р	Ground of Logic Circuit This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.
15	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and V_{SS} when the converter is used. It must be connected to external source when the converter is not used.
Driver			
13	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V_{SS} . Set the current at $12.5\mu A$ maximum.
14	VCOMH	0	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and V _{SS} .
DC/DC Conv	erter		
5	VBAT	Р	Power Supply for DC/DC Converter Circuit This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to V _{DD} when the converter is not used.
3 / 4 1 / 2	C1P / C1N C2P / C2N	I	Positive Terminal of the Flying Inverting Capacitor Negative Terminal of the Flying Boost Capacitor The charge-pump capacitors are required between the terminals. They must be floated when the converter is not used.
Interface			
9	RES#	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.

1.5 Pin Definition (Continued)

Pin Number	Symbol	1/0	Function
Interface (Co	ontinued)		
11	SCLK	I	Serial Clock Input Singal The transmission if information in the bus is following a clock signal. Each transmission of data bit is taken place during a single clock period of this pin.
12	SDIN	I/O	Serial Data Input Signal This pins acts as a communication channel. The input data through SDIN are latch at the rising edge of SCLK in fhe sequence of MSB first and converted to 8-bit parallel data and handled at the rising edge of last serial clock. SDIN is identified to display data or command by D/C bit data at the rising of first SCLK.
8	CS	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.
10	D/C	I	Data/Command Control When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register.
Reserve			

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	4	٧	1, 2
Supply Voltage for Display	V_{CC}	0	11	V	1, 2
Supply Voltage for DC/DC (Internal DC/DC Enable)	$V_{\it bat}$	-0.3	4.3	V	1, 2
Operating Temperature	T_OP	-40	70	°C	
Storage Temperature	T_{STG}	-40	85	°C	3
Life Time (250 cd/m²)		6,000	-	hour	4
Life Time (120 cd/m²)		10,000	-	hour	4
Life Time (80 cd/m²)		30,000	-	hour	4

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: $V_{CC} = 9.0V$, $T_a = 25$ °C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness (V _{CC} Supplied Externally)	L_{br}	Note 5	200	250	-	cd/m ²
Brightness (V _{CC} Generated by Internal DC/DC)	L _{br}	Note 6	180	230	-	cd/m²
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.23 0.26	0.27 0.30	0.31 0.34	
Dark Room Contrast	CR		-	2000:1	-	
Viewing Angle			-	Free	-	degree

^{*} Optical measurement taken at $V_{DD}=2.8V,\,V_{CC}=9V\&3.6v.$ Software configuration follows Section 4.4 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V _{DD}		1.65	2.8	3.3	V
Supply Voltage for Display (Supplied Externally)	V _{CC}	Note 5 (Internal DC/DC Disable)	8.5	9	9.5	V
Supply Voltage for DC/DC	$V_{\it BAT}$	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	V _{cc}	Note 6 (Internal DC/DC Enable)	8	9	9.5	V
High Level Input	V_{IH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.8 \times V_{DD}$	-	V_{DD}	V
Low Level Input	V_{IL}	$I_{OUT} = 100 \mu A, 3.3 MHz$	0	-	$0.2 \times V_{DD}$	V
High Level Output	V_{OH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.9 \times V_{DD}$	-	V_{DD}	V
Low Level Output	V_{OL}	$I_{OUT} = 100 \mu A, 3.3 MHz$	0	-	$0.1 \times V_{DD}$	V
Operating Current for V _{DD}	I_{DD}		-	180	300	μΑ
Operating Current for V _{CC} (V _{CC} Supplied Externally)	I_{CC}	Note 7	-	15	19.5	mA
Operating Current for V_{EAT} (V_{CC} Generated by Internal DC/DC)	$ extbf{\emph{I}}_{\it{BAT}}$	Note 8	-	40	45	mA
Sleep Mode Current for V _{DD}	$I_{\text{DD, SLEEP}}$		-	1	5	μA
Sleep Mode Current for V _{CC}	$I_{CC,\;SLEEP}$		-	2	10	μΑ

Note 5 & 6: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

 $V_{\rm DD}=2.8$ V, $V_{\rm CC}=9$ V, 100% Display Area Turn on. $V_{\rm DD}=2.8$ V, $V_{\rm CC}=3.6$ V, 100% Display Area Turn on. Note 7:

Note 8:

^{*} Software configuration follows Section 4.4 Initialization.

3.3 AC Characteristics


3.3.3.1 Serial Interface Timing Characteristics: (4-wire SPI)

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 2.4V, T_a = 25^{\circ}C)$

Symbol	Description	Min	Max	Unit
t_{SCYC}	Serial Clock Cycle Time	500	-	ns
t_{SAS}	Address Setup Time	300	-	ns
t _{sah}	Address Hold Time	300	-	ns
t_{SDS}	Data Setup Time	200	-	ns
t_{SDH}	Data Hold Time	200	-	ns
t_{CSS}	Chip Select Setup Time	240	-	ns
t_{CSH}	Chip Select Hold Time	120	-	ns
t _{shw}	Serial Clock H Pulse Width	200	-	ns
t_{SLW}	Serial Clock L Pulse Width	200	-	ns
t _R	Rise Time	-	30	ns
t _F	Fall Time	-	30	ns

$$(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V, T_a = 25^{\circ}C)$$


Symbol	Description	Min	Max	Unit
t_{SCYC}	Serial Clock Cycle Time	250	-	ns
t_{SAS}	Address Setup Time	150	-	ns
t _{sah}	Address Hold Time	150	-	ns
t_{SDS}	Data Setup Time	100	-	ns
t _{SDH}	Data Hold Time	100	-	ns
t_{CSS}	Chip Select Setup Time	120	_	ns
t_{CSH}	Chip Select Hold Time	60	-	ns
t_{SHW}	Serial Clock H Pulse Width	100	-	ns
t_{SLW}	Serial Clock L Pulse Width	100	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	_	15	ns



3.3.2 4 wire SPI Interface with Internal Charge Pump

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



Recommended Components:

C1,: $0.1\mu\text{F} / 6.3\text{V}$, X5R C2: $4.7\mu\text{F} / 6.3\text{V}$, X5R C3: $2.2\mu\text{F} / 16\text{V}$, X7R C4: $4.7\mu\text{F} / 16\text{V}$, X7R C5: $0.1\mu\text{F} / 16\text{V}$, X7R C6,C7: $1\mu\text{F} / 16\text{V}$, X7R

R3: $510K\Omega$, R3 = (Voltage at IREF - VSS) / IREF

R2, R1: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:


VDD: $1.65\sim3.5V$, it should be equal to MPU I/O voltage.

VBAT_in: 3.5~4.2V

3.3.3 4 wire SPI Interface with External VCC

特别提醒(Special Tips):主板设计务必加电子开关,否则,可能引起漏电流现象

(When design main board, Please add Electronic Switch circuit, otherwise, will be caused leak current)



Recommended Components:

C1,: 0.1µF / 6.3V, X5R C2: 4.7µF / 6.3V, X5R C3: 2.2µF/ 16V, X7R C4: 4.7µF / 16V, X7R C5: 0.1µF / 16V, X7R

R3: $510K\Omega$, R3 = (Voltage at IREF - VSS) / IREF

R2, R1: 47kΩ Q1: FDN338P Q2: FDN335N

Notes:

VDD: 1.65~3.3V, it should be equal to MPU I/O voltage.

VCC_in: 8.5~9.5V

4. Functional Specification

4.1 Commands

Refer to the Technical Manual for the SSD1312

4.2 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

4.2.1 Power up Sequence:

- 1. Power up VDD
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up VCC/VBAT
- 6. Delay 100ms

(When VPP is stable)

7. Send Display on command



- 1. Send Display off command
- 2. Power down VCC/VBAT
- 3. Delay 100ms

(When VCC/VBAT is reach 0 and panel is completely

discharges)

4. Power down VDD

Note 9:

- 1) Since an ESD protection circuit is connected between VDD and VCC inside the driver IC, VCC becomes lower than VDD whenever VBAT is ON and VCC is OFF.
- 2) VPPB should be kept float (disable) when it is OFF.
- 3) Power Pins (VDD, VCC, VBAT) can never be pulled to ground under any circumstance.
- 4) VBDDB should not be power down before VPP power down.


4.3 Reset Circuit


When RESB input is low, the chip is initialized with the following status:

- 1. Display is OFF. Common and Segment are in high impedance state.
- 2. 128 128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 is mapped to the top line

of the display).

- 4. Shift register data clear in serial interface
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Contrast control register is set at 80h
- 8. Internal DC-DC is selected






4.4 Actual Application Example


Command usage and explanation of an actual example

4.4.1 V_{CC} Supplied Externally




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>




External setting

```
void ssd1312()
{
       write_i(0xAE);
                          /*display off*/
       write_i(0x00);
                         /*set lower column address*/
       write_i(0x10);
                         /*set higher column address*/
       write_i(0xB0);
                          /*set page address*/
       write_i(0x81);
                          /*contract control*/
       write_i(0x5f);
                         /*128*/
                         /* Set Memory addressing mode (0x20/0x21) */
       write_i(0x20);
       write_i(0x02);
                                   0X09 (90 度)
       write_i(0xA0);
                         /*set segment remap 0XA1 */
       write_i(0xC8);
                          /*Com scan direction
                                                  0Xc0
                                                        */
       write_i(0xA4);
                         /*Disable Entire Display On (0xA4/0xA5)*/
                                 0XA7 normal / reverse */
       write_i(0xA6);
       write_i(0xA8);
                          /* multiplex ratio */
                         /*duty = 1/64*/
       write_i(0x3F);
```

```
write_i(0xD3);
                         /*set display offset*/
                                      */
       write_i(0x00);
                              0x20
       write_i(0xD5);
                         /*set osc division*/
       write_i(0x80);
       write_i(0xD9);
                         /*set pre-charge period*/
       write_i(0x22);
       write_i(0xDA);
                         /* Set SEG Pins Hardware Configuration */
       write_i(0x10);
        write_i(0xdb);
                          /*set vcomh*/
        write_i(0x30);
        write_i(0x8d);
                          /*set charge pump enable*/
        write_i(0x10);
                           /*Set DC-DC disable */
         clear();
                        /*
                             Clear Screen
                                             */
                          /*display ON*/
        write_i(0xAF);
}
void write_i(unsigned char ins)
  unsigned char m,da;
  unsigned int j;
     DC=0;
     CS=0;
     da=ins;
  for(j=0;j<8;j++)
    {
      m=da;
      SCL=0;
      m=m&0x80;
      if(m==0x80)
        {
           SDA=1;
       else
         {
              SDA=0;
         }
        da=da<<1;
        SCL=1;
      }
```


```
CS=1;
void write_d(unsigned char dat)
  unsigned char m,da;
  unsigned int j;
     DC=1;
     CS=0;
     da=dat;
  for(j=0;j<8;j++)
      m=da;
      SCL=0;
      m=m&0x80;
      if(m==0x80)
        {
           SDA=1;
       else
         {
              SDA=0;
         }
        da=da<<1;
        SCL=1;
void delay(unsigned int i)
    while(i>0)
        i--;
    }
}
void clear()
    unsigned char x,y;
     unsigned int j=0;
     write_i(0x00);
                      /*set higher column address*/
     write_i(0x10);
      for(y=0;y<16;y++)
           write_i(0xB0+y);
                               /*set page address*/
```

4.4.2 V_{CC} Generated by Internal DC/DC Circuit <Power up Sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>



Internal setting (Charge pump)

```
void SSD1312()
{
    RES=1;
    delay(1000);
    RES=0;
    delay(1000);
    RES=1;
    delay(1000);

    write_i(0xAE); /*display off*/

    write_i(0x00); /*set lower column address*/
    write_i(0x10); /*set higher column address*/
```

```
/*contract control*/
       write_i(0x81);
       write_i(0x5f);
                         /*128*/
       write_i(0x20);
                         /* Set Memory addressing mode (0x20/0x21) */
       write_i(0x02);
                           /* 0x09 */
       write_i(0xA0);
                          /*set segment remap
                                                 0XA1 */
                          /*Com scan direction
       write_i(0xC8);
                                                  0Xc8 */
       write i(0xA4);
                          /*Disable Entire Display On (0xA4/0xA5)*/
                          /*normal / reverse*/
       write_i(0xA6);
       write_i(0xA8);
                          /*multiplex ratio*/
       write_i(0x3F);
                          /*duty = 1/64*/
       write_i(0xD3);
                          /*set display offset*/
       write_i(0x00);
                               0x20
                                       */
       write_i(0xD5);
                          /*set osc division*/
       write_i(0x80);
       write_i(0xD9);
                          /*set pre-charge period*/
       write_i(0x22);
       write_i(0xDA);
                          /* Set SEG Pins Hardware Configuration */
       write_i(0x10);
       write i(0xdb);
                          /*set vcomh*/
       write_i(0x30);
       write_i(0x8d);
                          /*set charge pump enable*/
                          /* 0x12:7.5V; 0x52:8V; 0x72:9V; 0x92:10V */
       write_i(0x72);
                                          */
       clear();
                       /* Clear Screen
       write_i(0xAF);
                          /*display ON*/
}
void write_i(unsigned char ins)
  unsigned char
                  m,da;
  unsigned int j;
     DC=0;
```

/*set page address*/

write_i(0xB0);

```
CS=0;
     da=ins;
  for(j=0;j<8;j++)
      m=da;
      SCL=0;
      m=m&0x80;
      if(m==0x80)
           SDA=1;
       else
        {
             SDA=0;
        da=da<<1;
        SCL=1;
  CS=1;
void write_d(unsigned char dat)
  unsigned char m,da;
  unsigned int j;
     DC=1;
     CS=0;
     da=dat;
  for(j=0;j<8;j++)
      m=da;
      SCL=0;
      m=m&0x80;
      if(m==0x80)
           SDA=1;
        }
       else
         {
             SDA=0;
         }
        da=da<<1;
        SCL=1;
  CS=1;
```

```
void delay(unsigned int i)
    while(i>0)
         i--;
    }
}
void clear()
    unsigned char x,y;
     unsigned int j=0;
     write_i(0x00);
                       /*set higher column address*/
     write_i(0x10);
      for(y=0;y<16;y++)
                                /*set page address*/
            write_i(0xB0+y);
            write_i(0x00);
            write_i(0x10);
            for(x=0;x<64;x++)
               write_d(0x00);
               write_d(0x00);
       }
}
```

5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 60 mins dwell	

^{*} The samples used for the above tests do not include polarizer. Please note that the reliability test project requires the use of virgin samples

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23 ± 5 °C; 55 ± 15 % RH.

^{*} No moisture condensation is observed during tests.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15\%$ RH

Fluorescent Lamp: 30W Distance between the Panel & Lamp: \geq 50cm Distance between the Panel & Eyes of the Inspector: \geq 30cm Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	O'- "
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any


6.3.2 Cosmetic Check (Display Off) in Active Area


It is recommended to execute in clear room environment (class 10k) if actual in necessary.

It is recommended to execute in clear	1	
Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ Ignore $W > 0.1$ $L \le 2$ $n \le 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \le 0.1$ Ignore $0.1 < \Phi \le 0.25$ $n \le 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no Influence on Display $0.5 < Φ$ $n = 0$
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

^{*} Protective film should not be tear off when cosmetic check.

^{**} Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2






6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification Criteria	
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

7. Package Specifications



Item		Quantity	
Module		840	per Primary Box
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

8. Precautions When Using These OEL Display Modules


8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Topwin technology Inc.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the $V_{\rm IL}$ and $V_{\rm IH}$ specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SH1107 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may

- be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.