

Shenzhen XinJinShang Electronics Co. Ltd.

### **Two-Wire Serial EEPROM**

### AT24C04N/08N/16N VER:F1-1

#### **FEATURES**


- Low voltage and low power operations:
  - AT24C04N/08A/16A: VCC=1.8V to 5.5V
- Maximum Standby current  $< 1\mu A$  (typically 0.02 $\mu A$  and 0.06 $\mu A$  @ 1.8V and 5.5V respectively).
- 16 bytes page write mode.  $\triangleright$
- Partial page write operation allowed. ≻
- Internally organized: 512 x 8 (4K), 1024 x 8 (8K), 2048 x 8 (16K).  $\triangleright$
- $\triangleright$ Standard 2-wire bi-directional serial interface.
- $\triangleright$ Schmitt trigger, filtered inputs for noise protection.
- Self-timed Write Cycle (5ms maximum). ≻
- > 1 MHz (5V), 400 kHz (1.8V, 2.5V, 2.7V) Compatibility.
- Automatic erase before write operation.  $\triangleright$
- Write protect pin for hardware data protection.  $\triangleright$
- High reliability: typically 1, 000,000 cycles endurance.  $\triangleright$
- $\triangleright$ 100 years data retention.
- Þ Industrial temperature range (-40 $^{\circ}$ C to 85 $^{\circ}$ C)
- Standard 8-lead DIP/SOP/TSSOP and 5-lead SOT-23/TSOT-23 Pb-free packages.


#### **DESCRIPTION**

The AT24C04N/08N/16N series are 4,096/8,192/16,384 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 512/1,024/2,048 words of 8 bits (1 byte) each. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. These devices are available in standard 8-lead DIP, 8-lead SOP, 8-lead TSSOP, and 5-lead SOT-23/TSOT-23 packages. A standard 2-wire serial interface is used to address all read and write functions. Our extended VCC range(1.8V to 5.5V) devices enables wide spectrum of applications.

## PIN CONFIGURATION

Pin Name	Pin Function
A2, A1, A0	Device Address Inputs
SDA	Serial Data Input / Open Drain Output
SCL	Serial Clock Input
WP	Write Protect
NC	No-Connect







Shenzhen XinJinShang Electronics Co. Ltd.

### **Two-Wire Serial EEPROM**

#### AT24C04N/08N/16N VER:F1-1


#### ABSOLUTE MAXIMUM RATINGS

Industrial operating temperature: -40°C to 85°C Storage temperature: -50°C to 125°C Input voltage on any pin relative to ground: -0.3V to VCC + 0.3V

Maximum voltage: 8V

ESD protection on all pins: >2000V

\* Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.



Block Diagram

### PIN DESCRIPTIONS

#### (A) SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the falling edge of this lock is to clock data out of the EEPROM device.

#### (B) DEVICE / CHIP SELECT ADDRESSES (A2, A1, A0)

These are the chip select input signals for the serial EEPROM devices. Typically, these signals are hardwired to either VIH or VIL. If left unconnected, they are internally recognized as VIL. AT24C04N has A0 pin as no-connect. AT24C08N has both A0 and A1 pins as no-connect. For AT24C16N, all device address pins (A0-A2) are no-connect.

#### (C) SERIAL DATA LINE (SDA)

SDA data line is a bi-directional signal for the serial devices. It is an open drain output signal and can be wired-OR with other open-drain output devices.



Shenzhen XinJinShang Electronics Co. Ltd.

### **Two-Wire Serial EEPROM**

#### AT24C04N/08N/16N VER:F1-1

#### (D) WRITE PROTECT (WP)

The AT24C04N/08N/16N devices have a WP pin to protect the whole EEPROM array from programming. Programming operations are allowed if WP pin is left un-connected or input to VIL. Conversely all programming functions are disabled if WP pin is connected to VIH or VCC. Read operations is not affected by the WP pin's input level.

Device	Chip Select/Device Address Pins Used	No-Connect Pins	Max number of similar devices on the same bus
AT24C04N	A2, A1	A0	4
AT24C08N	A2,	A1, A0	2
AT24C16N	(None)	A2, A1, A0	1

#### MEMORY ORGANIZATION

The AT24C04N/08N/16N devices have 32/64/128 pages respectively. Since each page has 16 bytes, random word addressing to AT24C04N/08N/16N will require 9/10/11 bits data word addresses respectively.

#### **DEVICE OPERATION**

#### (A) SERIAL CLOCK AND DATA TRANSITIONS

The SDA pin is typically pulled to high by an external resistor. Data is allowed to change only when Serial clock SCL is at VIL. Any SDA signal transition may interpret as either a START or STOP condition as described below.

#### (B) START CONDITION

With SCL VIH, a SDA transition from high to low is interpreted as a START condition. All valid commands must begin with a START condition.

#### (C) STOP CONDITION

With SCL VIH, a SDA transition from low to high is interpreted as a STOP condition. All read or write commands end with a STOP condition. The device goes into the STANDBY mode if it valid is after a read command. A STOP condition after page or byte write command will trigger the chip into the STANDBY mode after the self-timed internal programming finish.

#### (D) ACKNOWLEDGE

The 2-wire protocol transmits address and data to and from the EEPROM in 8 bit words. The EEPROM acknowledges the data or address by outputting a "0" after receiving each word. The ACKNOWLEDGE signal occurs on the 9th serial clock after each word.

#### (E) STANDBY MODE

The EEPROM goes into low power STANDBY mode after a fresh power up, after receiving a STOP bit in read mode, or after completing a self-time internal programming operation.

Shenzhen XinJinShang Electronics Co. Ltd.

**Two-Wire Serial EEPROM** 

AT24C04N/08N/16N VER:F1-1

Figure 1: Timing diagram for START and STOP conditions





Figure 2: Timing diagram for output ACKNOWLEDGE



# **DEVICE ADDRESSING**

The 2-wire serial bus protocol mandates an 8 bits device address word after a START bit condition to invoke valid read or write command. The first four most significant bits of the device address must be 1010, which is common to all serial EEPROM devices. The next three bits are device address bits. These three device address bits (5th, 6th and 7th) are to match with the external chip select/address pin states. If a match is made, the EEPROM device outputs an ACKNOWLEDGE signal after the 8th read/write bit, otherwise the chip will go into STANDBY mode. However, matching may not be needed for some or all device address bits (5th, 6th and 7th) as noted below. The last or 8th bit is a read/write command bit. If the 8th bit is at VIH then the chip goes into read mode. If a "0" is detected, the device enters programming mode.AT24C04N uses A2 (5th) and A1 (6th) device address bits. Only four AT24C04N devices can be wired-OR on the same 2-wire bus. Their corresponding chip select address pins A2 and A1 must be hard wired and coded from 00 (b) to 11 (b). Chip select address pin



Shenzhen XinJinShang Electronics Co. Ltd.

### Two-Wire Serial EEPROM

### AT24C04N/08N/16N VER:F1-1

A0 is not used.AT24C08N uses only A2 (5th) device address bit. Only two AT24C08N devices can be wired-OR on the same 2-wire bus. Their corresponding chip select address pin A2 must be hard-wired and coded from 0 (b)to 1 (b). Chip select address pins A1 and A0 are not used.AT24C16N does not use any device address bit. Only one AT24C16N device can be used on the on 2-wirebus. Chip Select address pins A2, A1, and A0 are not used.

#### WRITE OPERATIONS

#### (A) BYTE WRITE

A byte write operation starts when a micro-controller sends a START bit condition, follows by a proper EEPROM device address and then a write command. If the device address bits match the chip select address, the EEPROM device will acknowledge at the 9th clock cycle. The micro-controller will then send the rest of the lower 8 bits word address. At the 18th cycle, the EEPROM will acknowledge the 8-bit address word. The micro-controller will then transmit the 8 bit data. Following an ACKNOWLDEGE signal from the EEPROM at the 27th clock cycle, the micro-controller will issue a STOP bit. After receiving the STOP bit, the EEPROM will go into a self-timed programming mode during which all external inputs will be disabled. After a programming time of TWC, the byte programming will finish and the EEPROM device will return to the STANDBY mode.

#### (B) PAGE WRITE

A page write is similar to a byte write with the exception that one to sixteen bytes can be programmed along the same page or memory row. All AT24C04N/08N/16N are organized to have 16 bytes per memory row or page. With the same write command as the byte write, the micro-controller does not issue a STOP bit after sending the 1st byte data and receiving the ACKNOWLEDGE signal from the EEPROM on the 27th clock cycle. Instead it sends out a second 8-bit data word, with the EEPROM acknowledging at the 36th cycle. This data sending and EEPROM acknowledging cycle repeats until the micro-controller sends a STOP bit after then 9th clock cycle. After which the EEPROM device will go into a self-timed partial or full page programming mode. After the page programming completes after a time of TWC, the devices will return to the STANDBY mode.

The least significant 4 bits of the word address (column address) increments internally by one after receiving each data word. The rest of the word address bits (row address) do not change internally, but pointing to a specific memory row or page to be programmed. The first page write data word can be of any column address. Up to 16 data words can be loaded into a page. If more then 16 data words are loaded, the 17th data word will be loaded to the 1st data word column address. The 18th data word will be loaded to the 2nd data word column address and so on. In other word, data word address (column address) will "roll" over the previously loaded data.

#### (C) ACKNOWLEDGE POLLING

ACKNOWLEDGE polling may be used to poll the programming status during a self-timed internal programming. By issuing a valid read or write address command, the EEPROM will not acknowledge at the 9th clock cycle if the device is still in the self-timed programming mode. However, if the programming completes and the chip has returned to the STANDBY mode, the device will return a valid ACKNOWLEDGE signal at the 9th clock cycle.

#### READ OPERATIONS

The read command is similar to the write command except the 8th read/write bit in address word is set to



Shenzhen XinJinShang Electronics Co. Ltd.

### **Two-Wire Serial EEPROM**

### AT24C04N/08N/16N VER:F1-1

"1". The three read operation modes are described as follows:

#### (A) CURRENT ADDRESS READ

The EEPROM internal address word counter maintains the last read or write address plus one if the power supply to the device has not been cut off. To initiate a current address read operation, the micro controller issues a START bit and a valid device address word with the read/write bit (8th) set to "1". The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. The internal address word counter will then automatically increase by one. For current address read the micro-controller will not issue an ACKNOWLEDGE signal on the 18th clock cycle. The micro-controller issues a valid STOP bit after the 18th clock cycle to terminate the read operation. The device then returns to STANDBY mode.


#### (B) SEQUENTIAL READ

The sequential read is very similar to current address read. The micro-controller issues a START bit and a valid device address word with read/write bit (8th) set to "1". The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. Meanwhile the internally address word counter will then automatically increase by one. Unlike current address read, the micro-controller sends an ACKNOWLEDGE signal on the 18th clock cycle signaling the EEPROM device that it wants another byte of data. Upon receiving the ACKNOWLEDGE signal, the EEPROM will serially clocked out an 8-bit data word based on the incremented internal address counter. If the micro-controller needs another data, it sends out an ACKNOWLEDGE signal on the 27th clock cycle. Another 8-bit data word will then be serially clocked out. This sequential read continues as long as the micro-controller sends an ACKNOWLEDGE signal after receiving a new data word. When the internal address counter reaches its maximum valid address, it rolls over to the beginning of the memory array address. Similar to current address read, the micro-controller can terminate the sequential read by not acknowledging the last data word received, but sending a STOP bit afterwards instead.

#### (C) RANDOM READ

Random read is a two-steps process. The first step is to initialize the internal address counter with a target read address using a "dummy write" instruction. The second step is a current address read. To initialize the internal address counter with a target read address, the micro-controller issues a START bit first, follows by a valid device address with the read/write bit (8th) set to "0". The EEPROM will then acknowledge. The micro-controller will then send the address word. Again the EEPROM will acknowledge. Instead of sending a valid written data to the EEPROM, the micro-controller performs a current address read instruction to read the data. Note that once a START bit is issued, the EEPROM will reset the internal programming process and continue to execute the new instruction - which is to read the current address.

## Figure 3: BYTE WRITE INSTURCTION (SDA INPUT)






# 深圳市馨晋商电子有限公司

Shenzhen XinJinShang Electronics Co. Ltd.


**Two-Wire Serial EEPROM** 

AT24C04N/08N/16N VER:F1-1


## Figure4:PAGE WRITE INSTURCTION(SDA INPUT)



# Figure5:CURRENT ADDRESS READ(SDA INPUT/OUTPUT)



# Figure 6: RANDOM READ(SDA INPUT/OUTPUT)



# Figure7:SEQUENTIAL READ(SDA INPUT/OUTPUT)



Notes: 1)\* =Pin A2 for AT24C02N/24C04N/24C08N

2)& =Pin A1 for AT24C02N/24C04N

3)# =Pin A0 for AT24C02N




Shenzhen XinJinShang Electronics Co. Ltd.

## **Two-Wire Serial EEPROM**

## AT24C04N/08N/16N VER:F1-1

# Figure 8: SCL and SDA Bus Timing



## **AC CHARACTERISTICS**

Symbol	Parameter	1.8 V		2.5-5.0 V		11!4
Symbol	Parameter	Min	Max	Min	Max	Unit
fSCL	Clock frequency, SCL		400		1000	kHz
tLOW	Clock pulse width low	1.2		0.7		μs
tHIGH	Clock pulse width high	0.4		0.3		μs
tI	Noise suppression time(1)		180		120	ns
tAA	Clock low to data out valid	0.3	0.9	0.2	0.7	μs
tBUF	Time the bus must be free before a new transmission can start(1)	1.3		0.5		μs
tHD.STA	START hold time	0.6		0.25		μs
tsu.sta	START set-up time	0.6		0.25		μs
tHD.DAT	Data in hold time	0		0		μs
tSU.DAT	Data in set-up time	100		100		ns
tR	Input rise time(1)		0.3		0.3	μs
tF	Input fall time(1)		300		100	ns
tSU.STO	STOP set-up time	0.6		0.25		μs
tDH	Date out hold time	50		50		ns
WR	Write cycle time		5		5	ms
Endurance(1	25oC, Page Mode, 3.3V	1,000,000		Write Cycles		

1. This Parameter is expected by characterization but are not fully screened by test. Notes:

2. AC Measurement conditions: RL (Connects to Vcc):  $1.3K\Omega$ 

Input Pulse Voltages: 0.3Vcc to 0.7Vcc

Input and output timing reference Voltages: 0.5Vcc



Shenzhen XinJinShang Electronics Co. Ltd.

# **Two-Wire Serial EEPROM**

# AT24C04N/08N/16N VER:F1-1

## **DC CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VCC1	24C A supply VCC		1.8		5.5	V
ICC	Supply read current	VCC@5.0V SCL=400 kHz		0.5	1.0	mA
ICC	Supply write current	VCC@5.0V SCL=400 kHz		2.0	3.0	mA
ISB1	Cupply current	VCC@1.8V			1.0	
1201	Supply current	VIN=VCC or VSS			1.0	μA
ISB2	Supply current	VCC@2.5V			1.0	
1302	Supply current	VIN=VCC or VSS			1.0	μA
ISB3	Supply current	VCC@5.0V		0.06	1.0	
1303	Зирріу сипепі	VIN=VCC or VSS		0.00	1.0	μA
IIL	Input leakage current	VIN=VCC or VSS			3.0	μΑ
ILO	Output leakage current	VIN=VCC or VSS			3.0	μΑ
VIL	Input low level				V <sub>CC</sub> X 0.3	V
VIH	Input high level		V <sub>CC</sub> X 0.7		$V_{CC} + 0.5$	V
VOL1	Output low level	VCC@1.8V, IOL=0.15 mA			0.2	V
VOL2	Output low level	VCC@3.0V, IOL=2.1 mA			0.4	V






Shenzhen XinJinShang Electronics Co. Ltd.

**Two-Wire Serial EEPROM** 

# AT24C04N/08N/16N VER:F1-1

### **DIP8 PACKAGE OUTLINEDIMENSIONS**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
<b>-</b>	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
4B	0.380	0.570	0.015	0.022
B1	1.524	(BSC)	0.060 (BSC)	
С	0.204	0.360	0.008	0.014
D	9.000	9.400	0.354	0.370
Е	6.200	6.600	0.244	0.260
E1	7,320	7.920	0.288	0.312
е	2.540 (BSC)		0.100	(BSC)
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354




Shenzhen XinJinShang Electronics Co. Ltd.

**Two-Wire Serial EEPROM** 

# AT24C04N/08N/16N VER:F1-1

### **SOP8 PACKAGE OUTLINE DIMENSIONS**



Symbol	Dimensions In Millimeters		Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1,350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
е	1.270	(BSC)	0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°




Shenzhen XinJinShang Electronics Co. Ltd.

**Two-Wire Serial EEPROM** 

# AT24C04N/08N/16N VER:F1-1

## **TSSOP8 PACKAGE OUTLINEDIMENSIONS**



Symbol		n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
Α		1.100		0.043
A2	0.800	1.000	0.031	0.039
A1	0.020	0.150	0.001	0.006
е	0.65 (	(BSC)	0.026 (BSC)	
L	0.500	0.700	0.020	0.028
Н	0.25	(TYP) 0.01 (TYP)		(TYP)
θ	1°	7°	1°	7°




Shenzhen XinJinShang Electronics Co. Ltd.

**Two-Wire Serial EEPROM** 

# AT24C04N/08N/16N VER:F1-1

### **SOT-23-5 PACKAGE OUTLINE DIMENSIONS**



Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1,050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2,820	3.020	0.111	0.119
Е	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.95 (	(BSC)	0.037 (BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	6°




Shenzhen XinJinShang Electronics Co. Ltd.

**Two-Wire Serial EEPROM** 

# AT24C04N/08N/16N VER:F1-1

### **TSOT-23-5 PACKAGE OUTLINE DIMENSIONS**



Symbol	Dimensions In Millimeters		Dimension	s In Inches
Symbol	Min	Max	Min	Max
A	0.700	0.900	0.028	0.035
<b>A</b> 1	0.000	0.100	0.000	0.004
A2	0.700	0.800	0.028	0.031
b	0.350	0.500	0.014	0.020
С	0.080	0.200	0.003	0.008
D	2.820	3.020	0.111	0.119
Е	1.600	1.700	0.063	0.067
E1	2.650	2.950	0.104	0.116
е	0.95 (	0.95 (BSC)		(BSC)
e1	1.90 (	(BSC)	0.075 (BSC)	
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°