

Six inverter **CD4069**

An Overview of the

CD4069 is composed of six CMOS inverter circuits which are mainly used as a general purpose inverter, i. e. for unnecessary medium power TTL

In a circuit for drive and logical level conversion.

CD4069 provides 14 lead multilayer ceramic double line (D), Lead-out end arrangement (top view)

Molded ceramic J, plastic P, and ceramic sheet carrier

(C) 4 forms of packaging.

Recommended working conditions:


Power supply voltage range ... V~15V

Input voltage range ... 0V~VDD

Operating temperature range

Class M - 55°C ~ 125°C

Class E - 40°C ~ 85°C



Limit value:

Power supply voltage ... -0.5V~18V

Input voltage ... -

0.5V~VDD+0.5V Input

current ± 10mA

Storage temperature ... - 65°C ~ 150°C

Lead-end symbol:

1A~6A Data input terminal

VDD Power supply

Vss Ground

1Y~6Y Data input terminal

Logical expression: $\bar{Y} = A$

Static properties:

| Parameters | Test conditions | | | Specification value | | | Unit: |
|---|---------------------------|----------------------------|----------------------------|-------------------------------|-------------------------------|-------------------------------|-------|
| | V _O /V | V _i /V | VDD/V | -40°C | 25°C | 85°C | |
| Low V _{oL} output Level voltage (Max.) | - | 5/0 10/0 15/0 | 5.0 10.0 15.0 | 0.05 | | | V |
| The V _{oH} output is high Level voltage (Min.) | - | 5/0 10/0 15/0 | 5.0 10.0 15.0 | 4.95 9.95 14.95 | | | V |
| V _{IL} input of low-level voltage (Max.) | 4.5 9.0 13.5 | - | 5.0 10.0 15.0 | 1.0 2.0 2.5 | | | V |
| V _{IH} Input a high-level voltage (Min.) | 0.1 1.0 1.5 | - | 5.0 10.0 15.0 | 4.0 8.0 12.5 | | | V |
| Output, high-level current, I _{OH} (Min.) | 2.5 4.6 9.5 13.5 | 5/0 5/0 10/0 15/0 | 5.0 5.0 10.0 15.0 | -1.8 -0.61 -1.5 -4.0 | -1.6 -0.51 -1.3 -3.4 | -1.3 -0.42 -1.1 -2.8 | mA |
| Output low level Current: I _{OL} (Min.) | 0.4 0.5 1.5 | 5/0 10/0 15/0 | 5.0 10.0 15.0 | 0.64 1.6 4.2 | 0.61 1.5 4.0 | 0.42 1.1 2.8 | mA |
| I _I input current | - | 15/0 | 15.0 | ±0.1 | | ±1.0 | uA |
| I _{DD} Power current (Max.) | - | 5/0 10/0 15/0 | 5.0 10.0 15.0 | 0.25 0.5 1.0 | 0.25 0.5 1.0 | 7.5 15.0 30.0 | uA |

Dynamic Features:

| Parameters | Test conditions | V _{DD} /V | Specification value | | Unit: |
|---|---|---------------------|---------------------|------------------|-------|
| | | | Minimum: | Maximum: | |
| t _{PLH} output transmission from low level to high level transmission delay time | CL=50pF RL=200kΩ tr=20ns tf=20ns | 5.0 10.0 15.0 | -- | 110 60 50 | ns |
| t _{PHL} output from high level to low level transmission delay time | | 5.0 10.0 15.0 | -- | 110 60 50 | |
| t _{TLH} output transmission from low level to high level conversion time | | 5.0 10.0 15.0 | -- | 200 100 80 | |
| t _{THL} output from high level to low level conversion time | | 5.0 10.0 15.0 | -- | 200 100 80 | |
| CI input capacitor (Either input side) | | -- | -- | 15 | Pf |

Logic diagram:

