





SN74LV1T04 SCLS738C - SEPTEMBER 2013 - REVISED JUNE 2022

SN74LV1T04 Single Power Supply Inverter Gate CMOS Logic Level Shifter

1 Features

- Single-supply voltage translator at 5.0-V, 3.3-V, 2.5-V, and 1.8-V V_{CC}
- Operating range of 1.8 V to 5.5 V
- Up translation:
 - 1.2 V⁽¹⁾ to 1.8 V at 1.8-V V_{CC}
 - 1.5 V⁽¹⁾ to 2.5 V at 2.5-V V_{CC}
 - 1.8 V⁽¹⁾ to 3.3 V at 3.3-V V_{CC}
 - 3.3 V to 5.0 V at 5.0-V V_{CC}
- Down translation:
 - 3.3 V to 1.8 V at 1.8-V V_{CC}
 - 3.3 V to 2.5 V at 2.5-V V_{CC}
 - 5.0 V to 3.3 V at 3.3-V V_{CC}
- Logic output is referenced to V_{CC}
- Output drive:
 - 8 mA output drive at 5 V
 - 7 mA output drive at 3.3 V
 - 3 mA output drive at 1.8 V
- Characterized up to 50 MHz at 3.3-V V_{CC}
- 5 V tolerance on input pins
- –40°C to +125°C operating temperature range
- Pb-free packages available: SC-70 (DCK)
 - 2 × 2.1 × 0.65 mm (Height 1.10 mm)
- Latch-up performance exceeds 250 mA per JESD 17
- Supports standard logic pinouts
- CMOS output B compatible with AUP1G and LVC1G families 1

2 Applications

- **Telecom**
- Portable applications
- Servers
- PC and notebooks


3 Description

The SN74LV1T04 is a single NOT gate with reduced input thresholds to support voltage translation applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ON 741) /4 TO 4	DBV (SOT-23, 5)	2.90 mm × 1.60 mm
SN74LV1T04	DCK (SC70, 5)	2.00 mm × 1.25 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Switching Thresholds for 1.8-V to 3.3-V Translation

See the V_{IH}/V_{IL} and output drive for lower V_{CC} condition.



Table of Contents

1 Features	1	9.1 Overview	10
2 Applications		9.2 Functional Block Diagram	
3 Description		9.3 Feature Description	
4 Revision History		9.4 LVxT Enhanced Input Voltage	
5 Related Products		9.5 Device Functional Modes	
6 Pin Configuration and Functions		10 Power Supply Recommendations	
7 Specifications		11 Layout	
7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
7.2 ESD Ratings	5 5	12 Device and Documentation Support	
7.3 Recommended Operating Conditions		12.1 Receiving Notification of Documentation Updates.	
7.4 Thermal Information		12.2 Support Resources	
7.5 Electrical Characteristics.		12.3 Trademarks	
7.6 Switching Characteristics		12.4 Electrostatic Discharge Caution	
7.7 Operating Characteristics		12.5 Glossary	
7.8 Typical Characteristics		13 Mechanical, Packaging, and Orderable	14
8 Parameter Measurement Information		Information	11
9 Detailed Description		IIIOIIIIauoii	. 14
Functions section, Detailed Description section Recommendations section, Layout section, ReCommunity Resources section	on table, n, Appli eceiving	Typical Characteristics section, Pin Configuration and cation and Implementation section, Power Supply Notification of Documentation Updates section, and I cross-references throughout the document	1
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section Recommendations section, Layout section, Recommunity Resources section	n table, n, Appli eceiving res, and	Typical Characteristics section, Pin Configuration and cation and Implementation section, Power Supply Notification of Documentation Updates section, and I cross-references throughout the document	1 1
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section, Recommendations section, Layout section, Recommunity Resources section	on table, n, Appli eceiving res, and	Typical Characteristics section, Pin Configuration and cation and Implementation section, Power Supply Notification of Documentation Updates section, and I cross-references throughout the document	1 1 age
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section, Recommendations section, Layout section, Recommunity Resources section	on table, n, Appli eceiving res, and o Revis on table, n, Powe	Typical Characteristics section, Pin Configuration and Continuous and Implementation section, Power Supply of Notification of Documentation Updates section, and I cross-references throughout the document	age 1 d
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section, Recommendations section, Layout section, Recommunity Resources section	on table, n, Appli eceiving res, and o Revis on table, n, Powe	Typical Characteristics section, Pin Configuration and Cation and Implementation section, Power Supply in Notification of Documentation Updates section, and I cross-references throughout the document	age1 d66
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section, Recommendations section, Layout section, Recommunity Resources section	on table, n, Appli eceiving res, and o Revis on table, n, Powe	Typical Characteristics section, Pin Configuration and Continuous and Implementation section, Power Supply of Notification of Documentation Updates section, and I cross-references throughout the document	age1 d66
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section, Recommendations section, Layout section, Recommunity Resources section	on table, n, Appli eceiving res, and o Revis on table, n, Powe	Typical Characteristics section, Pin Configuration and Cation and Implementation section, Power Supply In Notification of Documentation Updates section, and It cross-references throughout the document	age 1 d 6 6
 Added ESD Ratings table, Thermal Information Functions section, Detailed Description section, Recommendations section, Layout section, Recommunity Resources section	on table, n, Appli eceiving res, and o Revis n, Powe ates sec	Typical Characteristics section, Pin Configuration and Cation and Implementation section, Power Supply In Notification of Documentation Updates section, and It cross-references throughout the document	age1 d566

Product Folder Links: SN74LV1T04



5 Related Products

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T17	DCK, DBV	Single Schmitt-Trigger Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T34	DCK, DBV	Single Buffer Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T126	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



6 Pin Configuration and Functions




Figure 6-1. DCK or DBV Package, 5-Pin SC70 or SOT-23 (Top View)

Table 6-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
NC	1	_	ot Internally Connected				
A	2	I	Input A				
GND	3	G	Ground				
Υ	4	0	Output Y				
V _{CC}	5	Р	Positive Supply				

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7.0	V
VI	Input voltage range ⁽²⁾		-0.5	7.0	V
V	Voltage range applied to a	-0.5	4.6	V	
Vo	Voltage range applied to a	Voltage range applied to any output in the high or low state ⁽²⁾			
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current			±25	mA
	Continuous current throug	h V _{CC} or GND		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	1

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.6	5.5	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.8 V		-3		
	Lligh lovel output ourrent	V _{CC} = 2.5 V		-5	m A	
I _{OH}	High-level output current	V _{CC} = 3.3 V		-7	mA	
		V _{CC} = 5.0 V		-8		
		V _{CC} = 1.8 V		3	3	
	Low level output ourrent	V _{CC} = 2.5 V		5	m A	
I _{OL}	Low-level output current	V _{CC} = 3.3 V		7	mA	
		V _{CC} = 5.0 V		8		
		V _{CC} = 1.8 V		20		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3.3 V or 2.5 V		20	20 ns/V	
		V _{CC} = 5.0 V		20		
T _A	Operating free-air temperature		-40	125	°C	

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*SCBA004 (SCBA004).

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		SN74L	V1T04	
	THERMAL METRIC(1)	DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CONDITIONS	V	T _A =	25°C		$T_A = -40^{\circ}$	C to +125°	,C	UNI ⁻
PARAMETER		TEST CONDITIONS	V _{cc}	MIN TYP MAX		MAX	MIN TYP MAX			UNI
			V _{CC} = 1.65 V to 1.8 V	0.94			1.0			
			V _{CC} = 2.0 V	1.02			1.03			
			V _{CC} = 2.25 V to 2.5 V	1.135			1.18			
,	High-level		V _{CC} = 2.75 V	1.21			1.23			.,
/ _{IH}	input voltage		V _{CC} = 3 V to 3.3 V	1.35			1.37			V
			V _{CC} = 3.6 V	1.47			1.48			
			V _{CC} = 4.5 V to 5.0 V	2.02			2.03			
			V _{CC} = 5.5 V	2.1			2.11			
			V _{CC} = 1.65 V to 2.0 V			0.58			0.55	
	Low-level		V _{CC} = 2.25 V to 2.75 V			0.75			0.71	
/ _{IL}	input voltage		V _{CC} = 3 V to 3.6 V			0.8			0.65	V
			V _{CC} = 4.5 V to 5.5 V			0.8			0.8	
		I _{OH} = -20 μA	1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1			
		-	1.65 V	1.28			1.21			
		$I_{OH} = -2.0 \text{ mA}$	1.8 V	1.5			1.45			
		I _{OH} = -2.3 mA		2.0			2.0			
,		I _{OH} = -3 mA	2.3 V	2.0			1.93			
	output -	I _{OH} = -3 mA	2.5 V	2.25			2.15			
/ _{OH}		I _{OH} = -3.0 mA	30.1/	2.78			2.7			V
		I _{OH} = -5.5 mA	3.0 V	2.6			2.49			
		I _{OH} = -5.5 mA	3.3 V	2.9			2.8			
		I _{OH} = -4 mA		4.2			4.1			
		I _{OH} = -8 mA	4.5 V	4.1			3.95			
		I _{OH} = -8 mA	5.0 V	4.6			4.5			
		I _{OL} = 20 μA	1.65 V to 5.5 V			0.1			0.1	
		I _{OL} = 1.9 mA	1.65 V			0.2			0.25	
		I _{OL} =2.3 mA				0.1			0.15	
	Low-level	I _{OL} = 3 mA	2.3 V			0.15			0.2	
/ _{OL}	output voltage	I _{OL} = 3 mA				0.1			0.15	V
	· Jillingo	I _{OL} = 5.5 mA	3.0 V			0.2			0.252	
		I _{OL} = 4 mA				0.15			0.2	
		I _{OL} = 8 mA	4.5 V			0.3			0.35	
I	Input leakage current	A input; $V_i = 0 \text{ V or } V_{CC}$	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V			0.12			±1	μA
			5.0 V			1			10	
	Static supply	$V_I = 0 \text{ V or } V_{CC}$	3.3 V			1			10	
CC	current	I _O = 0; open on loading	2.5 V			1			10	μA
			1.8 V			1			10	

Product Folder Links: SN74LV1T04

www.ti.com

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS V _{CC}		T _A = 25°C				T _A = -40°C to +125°C		
PA	RANEIER	TEST CONDITIONS	Vcc	MIN TYP MAX		MAX	MIN	I TYP MAX		UNIT	
Additional		One input at 0.3 V or 3.4 V, Other inputs at 0 or V_{CC} , $I_{O} = 0$	5.5 V			1.35			1.5	mA	
ΔI _{CC}	static supply current	One input at 0.3 V or 1.1 V Other inputs at 0 or V _{CC} , I _O = 0	1.8 V			10			10	μΑ	
Ci	Input capacitance	V _I = V _{CC} or GND	3.3 V		2	10	2		10	pF	
C _o	Output capacitance	V _O = V _{CC} or GND	3.3 V		2.5		2.5			pF	

7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 8-1)

PARAMETER	FROM	то	FREQUENCY	V _{cc}		T,	T _A = 25°C		$T_A = -65^{\circ}C \text{ to } 125^{\circ}C$			UNIT
PARAMETER	(INPUT)	(OUTPUT)	(TYP)	V CC	CL	MIN	TYP	MAX	MIN	TYP	MAX	ONII
				5.0 V	15 pF		4	5	·	4	5	ns
			DC to 50 MHz	3.0 V	30 pF		5.5	7.0		5.5	7.0	115
	Amusta		DC to 30 MHz	3.3 V	15 pF		4.8	5		5	5.5	ns
		Y			30 pF		5	5.5		5.5	6.5	115
t _{pd}	Any In	I I	DC to 25 MHz	2.5 V	15 pF		6	6.5		7	7.5	20
				Π2 2.5 V	30 pF		6.5	7.5		7.5	8.5	ns
				C to 15 MHz 1 9 V	15 pF		10.5	11		11	12	ns
				DC to 15 MHz 1.8	2 1.8 V	30 pF		12	13		12	14

7.7 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8 V ± 0.15 V	10	
	C _{pd} Power dissipation capacitance	f = 1 MHz and 10 MHz	2.5 V ± 0.2 V	10	pF
Opd		f = 1 MHz and 10 MHz	3.3 V ± 0.3 V	10	PF
			5.5 V ± 0.5 V	10	



7.8 Typical Characteristics





Figure 7-3. Switching Characteristics at 15 MHz Excellent Signal Integrity (3.3 V to 1.8 V at 1.8-V V_{CC})


Submit Document Feedback



8 Parameter Measurement Information



	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _{MI}	V _I /2	V _I /2
V _{MO}	V _{CC} /2	V _{CC} /2



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 8-1. Load Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

The SN74LV1T04 device is a low-voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8-V, 2.5-V, 3.3-V, and 5.0-V CMOS levels. The input is designed with a lower threshold circuit to match 1.8-V input logic at $V_{CC}=3.3$ V and can be used in 1.8 V to 3.3 V level-up translation. In addition, the 5 V tolerant input pins enable down translation (that is, 3.3 V to 2.5 V output at $V_{CC}=2.5$ V). The wide V_{CC} range of 1.8 V to 5.5 V allows generation of desired output levels to connect to controllers or processors. The SN74LV1T04 device is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

9.2 Functional Block Diagram



Figure 9-1. Logic Diagram (NAND Gate)

9.3 Feature Description

9.3.1 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as depicted in Figure 9-2.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 9-2. Electrical Placement of Clamping Diodes for Each Input and Output

9.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

9.4 LVxT Enhanced Input Voltage

The SN74LV1T04 belongs to TI's LVxT family of Logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage (V_{CC}), as described in the *Electrical Characteristics* table. To ensure proper functionality, input signals must remain at or below the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. Figure 9-3 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10-k\Omega$ resistor is recommended and will typically meet all requirements.




Figure 9-3. LVxT Input Voltage Levels

9.4.1 Down Translation

Signals can be translated down using the SN74LV1T04. The voltage applied at the V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state. Ensure that the input signals in the HIGH state are between $V_{IH(MIN)}$ and 5.5 V, and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in Figure 9-3.

For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V V_{CC} . See Figure 9-4.

Down Translation Combinations:

- 1.8-V V_{CC} Inputs from 2.5 V, 3.3 V, and 5.0 V
- 2.5-V V_{CC} Inputs from 3.3 V and 5.0 V
- 3.3-V V_{CC} Inputs from 5.0 V

9.4.2 Up Translation

Input signals can be up translated using the SN74LV1T04. The voltage applied at V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state.

The inputs have reduced thresholds that allow for input high-state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a $V_{IH(MIN)}$ of 3.5 V. For the SN74LV1T04, $V_{IH(MIN)}$ with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

Ensure that the input signals in the HIGH state are above $V_{IH(MIN)}$ and input signals in the LOW state are lower than $V_{IL(MAX)}$ as shown in Figure 9-4.

Up Translation Combinations:

- 1.8-V V_{CC} Inputs from 1.2 V
- 2.5-V V_{CC} Inputs from 1.8 V
- 3.3-V V_{CC} Inputs from 1.8 V and 2.5 V
- 5.0-V V_{CC} Inputs from 2.5 V and 3.3 V




Figure 9-4. LVxT Up and Down Translation Example

9.5 Device Functional Modes

Table 9-1 shows the functional modes of SN74LV1T04.

Table 9-1. Function Table

INPUT ⁽¹⁾ (LOWER LEVEL INPUT)	OUTPUT ⁽²⁾ (V _{CC} CMOS)					
Α	Y					
Н	L					
L	Н					
SUPPLY V	_{CC} = 3.3 V					
Α	Y					
$V_{IH}(min) = 1.35 V$ $V_{IL}(max) = 0.8 V$	V _{OH} (min) = 2.9 V V _{OL} (max) = 0.2 V					

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

Submit Document Feedback



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or $V_{\rm CC}$, whichever makes more sense for the logic function or is more convenient.



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74/V1T04



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV1T04DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(NEC3, NECJ, NECS)	Samples
SN74LV1T04DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NEC3	Samples
SN74LV1T04DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(WC3, WCJ, WCS)	Samples
SN74LV1T04DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		WC3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Mar-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T04DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LV1T04DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T04DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T04DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LV1T04DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LV1T04DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LV1T04DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

www.ti.com 24-Mar-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T04DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T04DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74LV1T04DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated