

The 3844,3845 series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line and dc-dc converter applications offering the designer a cost-effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, a latch for single pulse metering, and a flip-flop which blanks the output off every other oscillator cycle, allowing output deadtimes to be programmed from 50% to 70%.

The 3844/2844 has UVLO thresholds of 16V (on) and 10V (off), ideally suited for off-line converters. The 3845/2845 is tailored for lower voltage applications having UVLO thresholds of 8.5V (on) and 7.6V (off).

Features

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz Output Switching Frequency
- Output Deadtime Adjustable from 50% to 70%
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- These Devices are Pb-Free and are RoHS Compliant
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable




Figure 1. 括号中的管脚编号用于D后缀SO1C-14封装。SO1C-14封装本司暂无生产

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec) (Note 1)	V_{CC}, V_C	36	V
Total Power Supply and Zener Current	$(I_{CC} + I_Z)$	30	mA
Output Current, Source or Sink (Note 2)	I_O	1.0	A
Output Energy (Capacitive Load per Cycle)	W	5.0	μ J
Current Sense and Voltage Feedback Inputs	V_{in}	- 0.3 to + 5.5	V
Error Amp Output Sink Current	I_O	10	mA
Power Dissipation and Thermal Characteristics D1 Suffix, Plastic Package, SOIC-8 Case 751 Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$ Thermal Resistance, Junction-to-Air	P_D $R_{\theta JA}$	702 178	mW $^\circ\text{C/W}$
N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$ Thermal Resistance, Junction-to-Air	P_D $R_{\theta JA}$	1.25 100	W $^\circ\text{C/W}$
Operating Junction Temperature	T_J	+150	$^\circ\text{C}$
Operating Ambient Temperature	T_A	3844, 3845 2844, 2845 0 to +70 -25 to +85	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	- 65 to +150	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The voltage is clamped by a zener diode (see page 9 Under Voltage Lockout section). Therefore this voltage may be exceeded as long as the total power supply and zener current is not exceeded.
2. Maximum package power dissipation limits must be observed.
3. This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22-A114B, Machine Model Method 200 V per JEDEC Standard JESD22-A115-A
4. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$ [Note 5], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$. For typical values $T_A = 25^\circ\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 6], unless otherwise noted.)

Characteristic	Symbol	2844/3844			3844/3845			Unit
		Min	Typ	Max	Min	Typ	Max	

REFERENCE SECTION

Reference Output Voltage ($I_O = 1.0\text{ mA}$, $T_J = 25^\circ\text{C}$)	V_{ref}	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation ($V_{CC} = 12\text{ V to } 25\text{ V}$)	Reg_{line}	-	2.0	20	-	2.0	20	mV
Load Regulation ($I_O = 1.0\text{ mA to } 20\text{ mA}$)	Reg_{load}	-	3.0	25	-	3.0	25	mV
Temperature Stability	T_S	-	0.2	-	-	0.2	-	$\text{mV}/^\circ\text{C}$
Total Output Variation over Line, Load, & Temperature	V_{ref}	4.9	-	5.1	4.82	-	5.18	V
Output Noise Voltage ($f = 10\text{ Hz to } 10\text{ kHz}$, $T_J = 25^\circ\text{C}$)	V_n	-	50	-	-	50	-	μ V
Long Term Stability ($T_A = 125^\circ\text{C}$ for 1000 Hours)	S	-	5.0	-	-	5.0	-	mV
Output Short Circuit Current	I_{SC}	- 30	- 85	-180	- 30	- 85	-180	mA

OSCILLATOR SECTION

Frequency $T_J = 25^\circ\text{C}$ $T_A = T_{low} \text{ to } T_{high}$ $T_J = 25^\circ\text{C}$ ($R_T = 6.2\text{ k}$, $C_T = 1.0\text{ nF}$)	f_{OSC}	49 48 225	52 - 250	55 56 275	49 48 225	52 - 250	55 56 275	kHz
Frequency Change with Voltage ($V_{CC} = 12\text{ V to } 25\text{ V}$)	$\Delta f_{OSC}/\Delta V$	-	0.2	1.0	-	0.2	1.0	%
Frequency Change w/ Temperature ($T_A = T_{low} \text{ to } T_{high}$)	$\Delta f_{OSC}/\Delta T$	-	1.0	-	-	0.5	-	%
Oscillator Voltage Swing (Peak-to-Peak)	V_{OSC}	-	1.6	-	-	1.6	-	V

5. Adjust V_{CC} above the Startup threshold before setting to 15 V.
6. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
 $T_{low} = 0^\circ\text{C}$ for 3844/3845
 $T_{high} = + 70^\circ\text{C}$ for 3844/3845
 $= - 25^\circ\text{C}$ for 2844/2845
 $= + 85^\circ\text{C}$ for 2844/2845

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$ [Note 7], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$. For typical values $T_A = 25^\circ\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 8], unless otherwise noted.)

Characteristic	Symbol	2844/3844			3844/3845			Unit
		Min	Typ	Max	Min	Typ	Max	

OSCILLATOR SECTION

Discharge Current ($V_{OSC} = 2.0\text{ V}$) $T_J = 25^\circ\text{C}$ $T_A = T_{low}$ to T_{high} (2844/2845/3844/3845)	I_{dischg}	7.8 7.5	8.3 –	8.8 8.8	7.8 7.6	8.3 –	8.8 8.8	mA
---	--------------	------------	----------	------------	------------	----------	------------	----

ERROR AMPLIFIER SECTION

Voltage Feedback Input ($V_O = 2.5\text{ V}$)	V_{FB}	2.45	2.5	2.55	2.42	2.5	2.58	V
Input Bias Current ($V_{FB} = 5.0\text{ V}$)	I_{IB}	–	–0.1	–1.0	–	–0.1	–2.0	μA
Open Loop Voltage Gain ($V_O = 2.0\text{ V}$ to 4.0 V)	A_{VOL}	65	90	–	65	90	–	dB
Unity Gain Bandwidth ($T_J = 25^\circ\text{C}$)	BW	0.7	1.0	–	0.7	1.0	–	MHz
Power Supply Rejection Ratio ($V_{CC} = 12\text{ V}$ to 25 V)	PSRR	60	70	–	60	70	–	dB
Output Current – Sink ($V_O = 1.1\text{ V}$, $V_{FB} = 2.7\text{ V}$) Source ($V_O = 5.0\text{ V}$, $V_{FB} = 2.3\text{ V}$)	I_{Sink} I_{Source}	2.0 –0.5	12 –1.0	– –	2.0 –0.5	12 –1.0	– –	mA
Output Voltage Swing High State ($R_L = 15\text{ k}$ to ground, $V_{FB} = 2.3\text{ V}$) Low State ($R_L = 15\text{ k}$ to V_{ref} , $V_{FB} = 2.7\text{ V}$) (2844/2845/3844/3845)	V_{OH} V_{OL}	5.0 –	6.2 0.8	– 1.1	5.0 –	6.2 0.8	– 1.1	V

CURRENT SENSE SECTION

Current Sense Input Voltage Gain (Notes 9 & 10) (2844/2845/3844/3845)	A_V	2.85	3.0	3.15	2.85	3.0	3.15	V/V
Maximum Current Sense Input Threshold (Note 9) (2844/2845/3844/3845)	V_{th}	0.9	1.0	1.1	0.9	1.0	1.1	V
Power Supply Rejection Ratio ($V_{CC} = 12\text{ V}$ to 25 V) (Note 9)	PSRR	–	70	–	–	70	–	dB
Input Bias Current	I_{IB}	–	–2.0	–10	–	–2.0	–10	μA
Propagation Delay (Current Sense Input to Output)	$t_{PLH(In/Out)}$	–	150	300	–	150	300	ns

OUTPUT SECTION

Output Voltage Low State ($I_{Sink} = 20\text{ mA}$) ($I_{Sink} = 200\text{ mA}$, 2844/2845/3844/3845)	V_{OL}	– –	0.1 1.6	0.4 2.2	– –	0.1 1.6	0.4 2.2	V
High State ($I_{Source} = 20\text{ mA}$, 2844/2845/3844/3845) ($I_{Source} = 200\text{ mA}$)	V_{OH}	13 12	13.5 13.4	– –	13 12	13.5 13.4	– –	V
Output Voltage with UVLO Activated ($V_{CC} = 6.0\text{ V}$, $I_{Sink} = 1.0\text{ mA}$)	$V_{OL(UVLO)}$	–	0.1	1.1	–	0.1	1.1	V
Output Voltage Rise Time ($C_L = 1.0\text{ nF}$, $T_J = 25^\circ\text{C}$)	t_r	–	50	150	–	50	150	ns
Output Voltage Fall Time ($C_L = 1.0\text{ nF}$, $T_J = 25^\circ\text{C}$)	t_f	–	50	150	–	50	150	ns

UNDERVOLTAGE LOCKOUT SECTION

Startup Threshold	X844 X845	V_{th}	15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V
Minimum Operating Voltage After Turn-On	X844 X845	$V_{CC(min)}$	9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V

7. Adjust V_{CC} above the Startup threshold before setting to 15 V.
 8. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
 $T_{low} = 0^\circ\text{C}$ for 3844/3845 $T_{high} = +70^\circ\text{C}$ for 3844/3845
 = -25°C for 2844/2845 = $+85^\circ\text{C}$ for 2844/2845

9. This parameter is measured at the latch trip point with $V_{FB} = 0\text{ V}$.

10. Comparator gain is defined as: $A_V = \frac{\Delta V_{\text{Output/Compensation}}}{\Delta V_{\text{Current Sense Input}}}$

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$ [Note 11], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$. For typical values $T_A = 25^\circ\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 12], unless otherwise noted.)

Characteristic	Symbol	2844/2845			3844/3845			Unit
		Min	Typ	Max	Min	Typ	Max	
PWM SECTION								
Duty Cycle Maximum (2844/2845/3844/3845)	$DC_{(max)}$	47	48	50	47	48	50	%
Minimum	$DC_{(min)}$	-	-	0	-	-	0	
TOTAL DEVICE								
Power Supply Current Startup ($V_{CC} = 6.5\text{ V}$ for X845, 14 V for X844)	I_{CC}	-	0.3	0.5	-	0.3	0.5	mA
Operating (Note 11)		-	12	17	-	12	17	
Power Supply Zener Voltage ($I_{CC} = 25\text{ mA}$)	V_Z	30	36	-	30	36	-	V

11. Adjust V_{CC} above the Startup threshold before setting to 15 V.

12. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

$T_{low} = 0^\circ\text{C}$ for 3844/3845

$T_{high} = +70^\circ\text{C}$ for 3844/3845

= -25°C for 2844/2845

= $+85^\circ\text{C}$ for 2844/2845




Figure 2. Timing Resistor versus Oscillator Frequency




Figure 3. Output Deadtime versus Oscillator Frequency




Figure 4. Error Amp Small Signal Transient Response




Figure 5. Error Amp Large Signal Transient Response




Figure 6. Error Amp Open Loop Gain and Phase versus Frequency




Figure 7. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 8. Reference Voltage Change versus Source Current




Figure 9. Reference Short Circuit Current versus Temperature




Figure 10. Reference Load Regulation




Figure 11. Reference Line Regulation




Figure 12. Output Saturation Voltage versus Load Current




Figure 13. Output Waveform




Figure 14. Output Cross Conduction




Figure 15. Supply Current versus Supply Voltage

PIN FUNCTION DESCRIPTION

Pin		Function	Description
8-Pin	14-Pin		
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	RT/CT	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor RT to Vref and capacitor CT to ground. Oscillator operation to 1.0 kHz is possible.
5		GND	This pin is the combined control circuitry and power ground.
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency.
7	12	VCC	This pin is the positive supply of the control IC.
8	14	Vref	This is the reference output. It provides charging current for capacitor CT through resistor RT.
	8	Power Ground	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
	11	VC	The Output high state (VOH) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	GND	This pin is the control circuitry ground return and is connected back to the powersource ground.
	2,4,6,13	NC	No connection. These pins are not internally connected.

OPERATING DESCRIPTION

The 3844,3845 series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off-Line and DC-DC converter applications offering the designer a cost-effective solution with minimal external components. A representative block diagram is shown in Figure 16.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components R_T and C_T . Capacitor C_T is charged from the 5.0 V reference through resistor R_T to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of C_T , the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. An internal flip-flop has been incorporated in the 2844/3844/2845/3845 which blanks the output off every other clockcycle by holding one of the inputs of the NOR gate high. This in combination with the C_T discharge period yields output deadtimes programmable from 50% to 70%. Figure 2 shows R_T versus Oscillator Frequency and Figure 3, Output Deadtime versus Frequency, both for given values of C_T . Note that many values of R_T and C_T will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated to within $\pm 6\%$ at 50 kHz. Also, because of industry trends moving the 3844/3845 into higher and higher frequency applications, the 3844/3845 is guaranteed to within $\pm 10\%$ at 250 kHz.

In many noise-sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 18. For reliable locking, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi-unit synchronization is shown in Figure 19. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved to realize output deadtimes of greater than 70%.

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 6). The non-inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0 \mu\text{A}$ which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 29). The output voltage is offset by two diode drops ($\approx 1.4 \text{ V}$) and divided by three before it connects to the inverting input of the Current Sense

Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state (V_{OL}). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figures 21, 22). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$R_{f(\min)} \approx \frac{3.0 (1.0 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The 3844/3845 operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground-referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 1 where:

$$I_{pk} = \frac{V_{(\text{Pin } 1)} - 1.4 \text{ V}}{3 R_S}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(\max)} = \frac{1.0 \text{ V}}{R_S}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 20. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(\max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure 24).




Figure 16. 括号中的管脚编号用于D后缀S01C-14封装。S01C-14封装本司暂无生产




Figure 17. Timing Diagram

Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the 3844/2844, and 8.4 V/7.6 V for the 3845/2845. The V_{ref} comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the 3844/2844 makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 30). The 3845/2845 is intended for lower voltage dc-dc converter applications. A 36 V Zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the 3844/2844 is 11 V and 8.2 V for the 3845/2845.

Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pulldown resistor.

The SOIC-14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the


designer added flexibility in tailoring the drive voltage independent of V_{CC} . A Zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater than 20 V. Figure 23 shows proper power and control ground connections in a current-sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 1.0\%$ tolerance at $T_J = 25^\circ\text{C}$ on the 284X, and $\pm 2.0\%$ on the 384X. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short-circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.


Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μF) connected directly to V_{CC} , V_C , and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise-generating components.



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of C_T to go more than 300 mV below ground.

Figure 18. External Clock Synchronization



$$f = \frac{1.44}{(R_A + 2R_B)C} \quad D_{(max)} = \frac{R_A}{R_A + 2R_B}$$

Figure 19. External Duty Cycle Clamp and Multi-Unit Synchronization




Figure 20. Adjustable Reduction of Clamp Level




Figure 21. Soft-Start Circuit





Figure 22. Adjustable Buffered Reduction of Clamp Level with Soft-Start



Virtually lossless current sensing can be achieved with the implementation of a SENSEFET™ power switch. For proper operation during over-current conditions, a reduction of the I_{pk(max)} clamp level must be implemented. Refer to Figures 20 and 22.

Figure 23. Current Sensing Power MOSFET






Figure 24. Current Waveform Spike Suppression



Series gate resistor R_g will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

Figure 25. MOSFET Parasitic Oscillations



The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C_1 .

Figure 26. Bipolar Transistor Drive






Figure 27. Isolated MOSFET Drive



The MCR101 SCR must be selected for a holding of < 0.5 mA @ T_A(min). The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.


Figure 28. Latched Shutdown



Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.

Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.

Figure 29. Error Amplifier Compensation




T1 - Primary: 45 Turns #26 AWG
Secondary ±12 V: 9 Turns #30 AWG (2 Strands) Bifilar Wound
Secondary 5.0 V: 4 Turns (six strands) #26 Hexfililar Wound
Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifilar Wound
Core: Ferroxcube EC35-3C8
Bobbin: Ferroxcube EC35PCB1
Gap: ≈ 0.10" for a primary inductance of 1.0 mH

L1 - 15 μH at 5.0 A, Coilcraft Z7156
L2, L3 - 25 μH at 5.0 A, Coilcraft Z7157

Figure 30. 7 W Off-Line Flyback Regulator


Test	Conditions	Results
Line Regulation: 5.0 V ±12 V	$V_{in} = 95 \text{ Vac to } 130 \text{ Vac}$	$\Delta = 50 \text{ mV or } \pm 0.5\%$ $\Delta = 24 \text{ mV or } \pm 0.1\%$
Load Regulation: 5.0 V ±12 V	$V_{in} = 115 \text{ Vac, } I_{out} = 1.0 \text{ A to } 4.0 \text{ A}$ $V_{in} = 115 \text{ Vac, } I_{out} = 100 \text{ mA to } 300 \text{ mA}$	$\Delta = 300 \text{ mV or } \pm 3.0\%$ $\Delta = 60 \text{ mV or } \pm 0.25\%$
Output Ripple: 5.0 V ±12 V	$V_{in} = 115 \text{ Vac}$	40 mV _{pp} 80 mV _{pp}
Efficiency	$V_{in} = 115 \text{ Vac}$	70%

All outputs are at nominal load currents unless otherwise noted.



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The converter's output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.


Figure 31. Step-Up Charge Pump Converter



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

Figure 32. Voltage-Inverting Charge Pump Converter


DIP-8



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
 6. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
 7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	----	0.210	----	5.33
A1	0.015	----	0.38	----
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	----	0.13	----
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	----	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	----	10°

SOP-8



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244