


- 12-Bit-Resolution A/D Converter
- 10-μs Conversion Time Over Operating Temperature
- 11 Analog Input Channels
- 3 Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Linearity Error . . . ±1 LSB Max
- On-Chip System Clock
- End-of-Conversion Output
- Unipolar or Bipolar Output Operation (Signed Binary With Respect to 1/2 the Applied Voltage Reference)
- Programmable MSB or LSB First
- Programmable Power Down
- Programmable Output Data Length
- CMOS Technology

#### description

The 2543 are 12-bit, switched- capacitor, successive-approximation, analog-to-digital converters. Each device, with three control inputs [chip select  $(\overline{CS})$ , the input-output clock, and the address input (DATA INPUT)], is designed for communication with the serial port of a host processor or peripheral through a serial 3-state output. The device allows high-speed data transfers from the host.




In addition to the high-speed converter and versatile control capability, the device has an on-chip 14-channel multiplexer that can select any one of 11 inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the device features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.

#### **AVAILABLE OPTIONS**

		PACKAGE	
т <sub>А</sub>	DIP	SOP	SSOP
-40°C to 85°C	XD2543N	XL2543	XL2543-SS

### functional block diagram



### **Terminal Functions**

TERMINA	<b>AL</b>	1/0	DECORPORION
NAME	NO.	1/0	DESCRIPTION
AIN0 – AIN10	1-9, 11, 12	I	Analog input. These 11 analog-signal inputs are internally multiplexed. The driving source impedance should be less than or equal to 50 $\Omega$ for 4.1-MHz I/O CLOCK operation and be capable of slewing the analog input voltage into a capacitance of 60 pF.
CS	15	_	Chip select. A high-to-low transition on $\overline{\text{CS}}$ resets the internal counters and controls and enables DATA OUT, DATA INPUT, and I/O CLOCK. A low-to-high transition disables DATA INPUT and I/O CLOCK within a setup time.
DATA INPUT	17	I	Serial-data input. A 4-bit serial address selects the desired analog input or test voltage to be converted next. The serial data is presented with the MSB first and is shifted in on the first four rising edges of I/O CLOCK. After the four address bits are read into the address register, I/O CLOCK clocks the remaining bits in order.
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. DATA OUT is in the high-impedance state when $\overline{CS}$ is high and active when $\overline{CS}$ is low. With a valid $\overline{CS}$ , DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB/LSB <sup>†</sup> value of the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the logic level corresponding to the next MSB/LSB, and the remaining bits are shifted out in order.
EOC	19	0	End of conversion. EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and remains low until the conversion is complete and the data is ready for transfer.
GND	10		Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
I/O CLOCK	18	I	<ol> <li>Input/output clock. I/O CLOCK receives the serial input and performs the following four functions:</li> <li>It clocks the eight input data bits into the input data register on the first eight rising edges of I/O CLOCK with the multiplexer address available after the fourth rising edge.</li> <li>On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplexer input begins charging the capacitor array and continues to do so until the last falling edge of the I/O CLOCK.</li> <li>It shifts the 11 remaining bits of the previous conversion data out on DATA OUT. Data changes on the falling edge of I/O CLOCK.</li> <li>It transfers control of the conversion to the internal state controller on the falling edge of the last I/O CLOCK.</li> </ol>
REF+	14	_	Positive reference voltage The upper reference voltage value (nominally V <sub>CC</sub> ) is applied to REF+. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF- terminal.
REF-	13	I	Negative reference voltage. The lower reference voltage value (nominally ground) is applied to REF
Vcc	20		Positive supply voltage

<sup>†</sup> MSB/LSB = Most significant bit / least significant bit

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^{\dagger}$

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (any input)	$\dots$ -0.3 V to V <sub>CC</sub> + 0.3 V
Output voltage range, VO	$\dots$ -0.3 V to V <sub>CC</sub> + 0.3 V
Positive reference voltage, V <sub>ref+</sub>	V <sub>CC</sub> + 0.1 V
Negative reference voltage, V <sub>ref</sub>	–0.1 V
Peak input current, I <sub>I</sub> (any input)	$\dots \dots \pm 20 \text{ mA}$
Peak total input current, I <sub>I</sub> (all inputs)	±30 mA
Operating free-air temperature range, TA: X*2543	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.5	5	5.5	V
Positive reference voltage, V <sub>ref+</sub> (see Note 2)				Vcc		V
Negative reference voltage, V <sub>ref</sub> (see No	te 2)			0		V
Differential reference voltage, V <sub>ref+</sub> - V <sub>ref</sub>	_ (see Note 2)		2.5	Vcc	V <sub>CC</sub> +0.1	V
Analog input voltage (see Note 2)			0		VCC	V
High-level control input voltage, VIH		V <sub>CC</sub> = 4.5 V to 5.5 V	2			V
Low-level control input voltage, V <sub>IL</sub>		V <sub>CC</sub> = 4.5 V to 5.5 V			0.8	V
Clock frequency at I/O CLOCK			0		4.1	MHz
Setup time, address bits at DATA INPUT before I/O CLOCK↑, t <sub>SU(A)</sub> (see Figure 4)			100			ns
Hold time, address bits after I/O CLOCK1,	t <sub>h(A)</sub> (see Figure	e 4)	0			ns
Hold time, CS low after last I/O CLOCK↓, t	h(CS) (see Figur	e 5)	0			ns
Setup time, CS low before clocking in first	address bit, t <sub>su(C</sub>	(see Note 3 and Figure 5)	1.425			μs
Pulse duration, I/O CLOCK high, twH(I/O)			120			ns
Pulse duration, I/O CLOCK low, twL(I/O)			120			ns
Transition time, I/O CLOCK high to low, t <sub>t(I/O)</sub> (see Note 4 and Figure 6)					1	μs
Transition time, DATA INPUT and CS, tt(C)	S)				10	μs
·	2543		0		70	
Operating free-air temperature, TA	2543		-40		85	°C

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (111111111111), while input voltages less than that applied to REF- convert as all zeros (000000000000).
  - 3. To minimize errors caused by noise at the CS input, the internal circuitry waits for a setup time after CS↓ before responding to control input signals. No attempt should be made to clock in an address until the minimum CS setup time has elapsed.
  - 4. This is the time required for the clock input signal to fall from V<sub>IL</sub>max or to rise from V<sub>IL</sub>max to V<sub>IL</sub>min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 μs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

NOTE 1: All voltage values are with respect to the GND terminal with REF - and GND wired together (unless otherwise noted).

# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 \text{ V}$ to 5.5 V, $f_{(I/O\ CLOCK)} = 4.1 \text{ MHz}$ (unless otherwise noted)

	24244575	_	TEOT 0.0		X*2543				
	PARAMETE	ĸ	l lesi co	TEST CONDITIONS			MAX	UNIT	
V	High lavel autou	t voltogo	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1.6 mA	2.4			V	
VOH	High-level outpu	t voitage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1				
Voi	Low-level output	voltago	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 1.6 mA			0.4	V	
VOL	Low-level output	voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OL</sub> = 20 μA			0.1		
la-	High-impedance	off-state output	$V_O = V_{CC}$	CS at V <sub>CC</sub>		1	2.5		
loz current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>		1	-2.5	.5 μA		
lін	High-level input	current	VI = VCC			1	2.5	μΑ	
I <sub>IL</sub>	Low-level input of	current	V <sub>I</sub> = 0			1	-2.5	μΑ	
Icc	Operating supply	y current	CS at 0 V			1	2.5	mA	
ICC(PD)	Power-down cur	rent	For all digital inputs, $0 \le V_I \le 0.5 \text{ V or } V_I \ge V_{CC}$	– 0.5 V		4	25	μΑ	
	Calcated shares	l lookees	Selected channel at V <sub>CC</sub> ,	Unselected channel at 0 V			1		
	Selected channe current	er leakage	Selected channel at 0 V, Unselected channel at V <sub>C</sub> (				-1	μΑ	
	Maximum static reference curren	•	V <sub>ref+</sub> = V <sub>CC</sub> ,	V <sub>ref</sub> _ = GND		1	2.5	μΑ	
C.	Input	Analog inputs				30	60	nE.	
Ci	capacitance	Control inputs				5	15	pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


# operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 \text{ V}$ to 5.5 V, $f_{(I/O\ CLOCK)} = 4.1 \text{ MHz}$

	· (#6 62661t)					
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
EL	Linearity error (see Note 5)	See Figure 2			±1	LSB
E <sub>D</sub>	Differential linearity error	See Figure 2			±1	LSB
EO	Offset error (see Note 6)	See Note 2 and Figure 2			±1.5	LSB
EG	Gain error (see Note 6)	See Note 2 and Figure 2			±1	LSB
ET	Total unadjusted error (see Note 7)				±1.75	LSB
		DATA INPUT = 1011		2048		
	Self-test output code (see Table 3 and Note 8)	DATA INPUT = 1100		0		
		DATA INPUT = 1101		4095		
t(conv)	Conversion time	See Figures 9-14		8	10	μs
t <sub>C</sub>	Total cycle time (access, sample, and conversion)	See Figures 9–14 and Note 9			10 + total I/O CLOCK periods + td(I/O-EOC)	μs
<sup>t</sup> acq	Channel acquisition time (sample)	See Figures 9-14 and Note 9	4		12	I/O CLOCK periods
t <sub>V</sub>	Valid time, DATA OUT remains valid after I/O CLOCK↓	See Figure 6	10			ns
td(I/O-DATA)	Delay time, I/O CLOCK↓ to DATA OUT valid	See Figure 6			150	ns
td(I/O-EOC)	Delay time, last I/O CLOCK↓ to EOC↓	See Figure 7		1.5	2.2	μs
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MSB/LSB)	See Figure 8			100	ns
<sup>t</sup> PZH <sup>,</sup> <sup>t</sup> PZL	Enable time, CS↓ to DATA OUT (MSB/LSB driven)	See Figure 3		0.7	1.3	μs
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time, CS↑ to DATA OUT (high impedance)	See Figure 3		70	150	ns
t <sub>r</sub> (EOC)	Rise time, EOC	See Figure 8		15	50	ns
tf(EOC)	Fall time, EOC	See Figure 7		15	50	ns
tr(bus)	Rise time, data bus	See Figure 6		15	50	ns
<sup>t</sup> f(bus)	Fall time, data bus	See Figure 6		15	50	ns
td(I/O-CS)	Delay time, last I/O CLOCK $\downarrow$ to $\overline{\text{CS}}$ $\downarrow$ to abort conversion (see Note 10)				5	μs
+ All to	on are at T <sub>1</sub> = 25°C				•	

† All typical values are at T<sub>A</sub> = 25°C.

NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (11111111111), while input voltages less than that applied to REF- convert as all zeros (000000000000).

- 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
- 6. Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point.
- 7. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
- 8. Both the input address and the output codes are expressed in positive logic.
- 9. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 7).
- 10. Any transitions of  $\overline{CS}$  are recognized as valid only when the level is maintained for a setup time.  $\overline{CS}$  must be taken low at ≤ 5 μs of the tenth I/O CLOCK falling edge to ensure a conversion is aborted. Between 5 μs and 10 μs, the result is uncertain as to whether the conversion is aborted or the conversion results are valid.



LOCATION	DESCRIPTION	PART NUMBER
U1	OP27	
C1	10-μF 35-V tantalum capacitor	1
C2	0.1-μF ceramic NPO SMD capacitor	AVX 12105C104KA105 or equivalent
C3	470-pF porcelain Hi-Q SMD capacitor	Johanson 201S420471JG4L or equivalent

Figure 1. Analog Input Buffer to Analog Inputs AIN0-AIN10




Figure 2. Load Circuits




Figure 3. DATA OUT to Hi-Z Voltage Waveforms





Figure 4. DATA INPUT and I/O CLOCK Voltage Waveforms



NOTE A: To ensure full conversion accuracy, it is recommended that no input signal change occurs while a conversion is ongoing.

Figure 5. CS and I/O CLOCK Voltage Waveforms




Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms




Figure 7. I/O CLOCK and EOC Voltage Waveforms






Figure 8. EOC and DATA OUT Voltage Waveforms




NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

Figure 9. Timing for 12-Clock Transfer Using CS With MSB First




NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}$ ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

Figure 10. Timing for 12-Clock Transfer Not Using CS With MSB First




NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}$ ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

Figure 11. Timing for 8-Clock Transfer Using CS With MSB First




NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

Figure 12. Timing for 8-Clock Transfer Not Using CS With MSB First



NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}$ ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

Figure 13. Timing for 16-Clock Transfer Using CS With MSB First



NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time after  $\overline{CS}$ ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

Figure 14. Timing for 16-Clock Transfer Not Using CS With MSB First

Initially, with chip select  $(\overline{CS})$  high, I/O CLOCK and DATA INPUT are disabled and DATA OUT is in the high-impedance state.  $\overline{CS}$  going low begins the conversion sequence by enabling I/O CLOCK and DATA INPUT and removes DATA OUT from the high-impedance state.

The input data is an 8-bit data stream consisting of a 4-bit analog channel address (D7–D4), a 2-bit data length select (D3–D2), an output MSB or LSB first bit (D1), and a unipolar or bipolar output select bit (D0) that are applied to DATA INPUT. The I/O CLOCK sequence applied to the I/O CLOCK terminal transfers this data to the input data register.

During this transfer, the I/O CLOCK sequence also shifts the previous conversion result from the output data register to DATA OUT. I/O CLOCK receives the input sequence of 8, 12, or 16 clock cycles long depending on the data-length selection in the input data register. Sampling of the analog input begins on the fourth falling edge of the input I/O CLOCK sequence and is held after the last falling edge of the I/O CLOCK sequence. The last falling edge of the I/O CLOCK sequence also takes EOC low and begins the conversion.

#### converter operation

The operation of the converter is organized as a succession of two distinct cycles: 1) the I/O cycle and 2) the actual conversion cycle.

#### I/O cycle

The I/O cycle is defined by the externally provided I/O CLOCK and lasts 8, 12, or 16 clock periods, depending on the selected output data length.

During the I/O cycle, the following two operations take place simultaneously.

An 8-bit data stream consisting of address and control information is provided to DATA INPUT. This data is shifted into the device on the rising edge of the first eight I/O CLOCKs. DATA INPUT is ignored after the first eight clocks during 12- or 16-clock I/O transfers.

The data output, with a length of 8, 12, or 16 bits, is provided serially on DATA OUT. When  $\overline{CS}$  is held low, the first output data bit occurs on the rising edge of EOC. When  $\overline{CS}$  is negated between conversions, the first output data bit occurs on the falling edge of  $\overline{CS}$ . This data is the result of the previous conversion period, and after the first output data bit, each succeeding bit is clocked out on the falling edge of each succeeding I/O CLOCK.

#### conversion cycle

The conversion cycle is transparent to the user, and it is controlled by an internal clock synchronized to I/O CLOCK. During the conversion period, the device performs a successive-approximation conversion on the analog input voltage. The EOC output goes low at the start of the conversion cycle and goes high when conversion is complete and the output data register is latched. A conversion cycle is started only after the I/O cycle is completed, which minimizes the influence of external digital noise on the accuracy of the conversion.

#### power up and initialization

After power up,  $\overline{\text{CS}}$  must be taken from high to low to begin an I/O cycle. EOC is initially high, and the input data register is set to all zeroes. The contents of the output data register are random, and the first conversion result should be ignored. To initialize during operation,  $\overline{\text{CS}}$  is taken high and is then returned low to begin the next I/O cycle. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

**Table 1. Operational Terminology** 

Current (N) I/O cycle	The entire I/O CLOCK sequence that transfers address and control data into the data register and clocks the digital result from the previous conversion from DATA OUT
Current (N) conversion cycle	The conversion cycle starts immediately after the current I/O cycle. The end of the current I/O cycle is the last clock falling edge in the I/O CLOCK sequence. The current conversion result is loaded into the output register when conversion is complete.
Current (N) conversion result	The current conversion result is serially shifted out on the next I/O cycle.
Previous (N-1) conversion cycle	The conversion cycle just prior to the current I/O cycle
Next (N+1) I/O cycle	The I/O period that follows the current conversion cycle

Example: In the 12-bit mode, the result of the current conversion cycle is a 12-bit serial-data stream clocked out during the next I/O cycle. The current I/O cycle must be exactly 12 bits long to maintain synchronization, even when this corrupts the output data from the previous conversion. The current conversion is begun immediately after the twelfth falling edge of the current I/O cycle.

#### data input

The data input is internally connected to an 8-bit serial-input address and control register. The register defines the operation of the converter and the output data length. The host provides the data word with the MSB first. Each data bit is clocked in on the rising edge of the I/O CLOCK sequence (see Table 2 for the data input-register format).

**Table 2. Input-Register Format** 

	INPUT DATA BYTE							
FUNCTION SELECT	ADDRESS BITS				L1	L0	LSBF	BIP
TONOTION DELEGI	D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)
Select input channel								
AIN0	0	0	0	0				
AIN1 ————	0	0	0	1				
AIN2	0	0	1	0				
AIN3	0	0	1	1				
AIN4	0	1	0	0				
AINO	0	1	0	1				
AINO	0	1	1	0				
All VI		1	1	1				
Alivo	1	0	0	0				
Aliva	1 1	0	0	1				
AINTO	1	0	1	0				
Select test voltage								
(V <sub>ref+</sub> - V <sub>ref-</sub> )/2	1	0	1	1				
V <sub>ref</sub> -	1	1	0	0				
V <sub>ref+</sub>		1	0	1				
Software power down ————	1	1	1	0				
Output data length	-							
8 bits					0	1		
12 bits ——————					χ†	0		
16 bits					1	1		
Output data format					•			
MSR first								
LSB first (LSBF)								
Unipolar (binary)							0	
Bipolar (BIP) 2s complement ———								1
1 / /								

<sup>&</sup>lt;sup>†</sup> X represents a do not care condition.

#### data input address bits

The four MSBs (D7 – D4) of the data register address one of the 11 input channels, a reference-test voltage, or the power-down mode. The address bits affect the current conversion, which is the conversion that immediately follows the current I/O cycle. The reference voltage is nominally equal to  $V_{ref+} - V_{ref-}$ .

#### analog input, test, and power-down mode

The 11 analog inputs, three internal voltages, and power-down mode are selected by the input multiplexer according to the input addresses shown in Tables 2, 3, and 4. The input multiplexer is a break-before-make type to reduce input-to-input noise rejection resulting from channel switching. Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK and continues for the remaining I/O CLOCK pulses. The sample is held on the falling edge of the last I/O CLOCK pulse. The three internal test inputs are applied to the multiplexer, then sampled and converted in the same manner as the external analog inputs. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

Table 3. Analog-Channel-Select Address

ANALOG INPUT SELECTED	VALUE SHI DATA	FTED INTO INPUT
SELECTED	BINARY	HEX
AIN0	0000	0
AIN1	0001	1
AIN2	0010	2
AIN3	0011	3
AIN4	0100	4
AIN5	0101	5
AIN6	0110	6
AIN7	0111	7
AIN8	1000	8
AIN9	1001	9
AIN10	1010	Α

Table 4. Test-Mode-Select Address

INTERNAL SELF-TEST VOLTAGE	VALUE SHIFTE DATA INP	_	UNIPOLAR OUTPUT RESULT (HEX)‡
SELECTED†	BINARY	HEX	RESULT (HEX)+
V <sub>ref+</sub> - V <sub>ref-</sub>	1011 B		800
V <sub>ref</sub> _	1100	С	000
V <sub>ref+</sub>	1101 D		FFF

<sup>†</sup>V<sub>ref+</sub> is the voltage applied to REF+, and V<sub>ref-</sub> is the voltage applied to REF-.

Table 5. Power-Down-Select Address

INPUT COMMAND	VALUE SHIFTE DATA INP	RESULT	
	BINARY	HEX	
Power down	1110	Е	I <sub>CC</sub> ≤ 25 μA

<sup>&</sup>lt;sup>‡</sup> The output results shown are the ideal values and may vary with the reference stability and with internal offsets.

#### converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S<sub>C</sub> switch and all S<sub>T</sub> switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage. In the switching sequence, 12 capacitors are examined separately until all 12 bits are identified and the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 4096). Node 4096 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. When the voltage at the summing node is greater than the trip point of the threshold detector (approximately  $1/2 \, V_{CC}$ ), a bit 0 is placed in the output register and the 4096-weight capacitor is switched to REF–. When the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and this 4096-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 2048-weight capacitor, the 1024-weight capacitor, and so forth down the line until all bits are determined. With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to determine the bits from MSB to LSB.

#### reference voltage inputs

The two reference inputs used with the device are the voltages applied to the REF+ and REF- terminals. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero-scale reading respectively. These voltages and the analog input should not exceed the positive supply or be lower than ground consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ terminal voltage and at zero when the input signal is equal to or lower than REF- terminal voltage.





Figure 15. Simplified Model of the Successive-Approximation System

#### **APPLICATION INFORMATION**



- NOTES: A. This curve is based on the assumption that  $V_{ref+}$  and  $V_{ref-}$  have been adjusted so that the voltage at the transition from digital 0 to 1 ( $V_{ZT}$ ) is 0.0006 V and the transition to full scale ( $V_{FT}$ ) is 4.9134 V. 1 LSB = 1.2 mV.
  - B. The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero.

**Figure 16. Ideal Conversion Characteristics** 




Figure 17. Serial Interface

#### **APPLICATION INFORMATION**

#### simplified analog input analysis

Using the equivalent circuit in Figure 18, the time required to charge the analog input capacitance from 0 V to  $V_S$  within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{C} = V_{S} \left( 1 - e^{-t_{C}/R_{t}C_{i}} \right)$$
 (1)

Where:

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by

$$V_C (1/2 LSB) = V_S - (V_S/8192)$$
 (2)

Equating equation 1 to equation 2 and solving for time t<sub>c</sub> gives

$$V_{S} - (V_{S}/8192) = V_{S}(1 - e^{-t_{C}/R_{t}C_{i}})$$
 (3)


and

$$t_{c} (1/2 LSB) = R_{t} \times C_{i} \times ln(8192)$$
 (4)

Therefore, with the values given, the time for the analog input signal to settle is

$$t_{\rm C} (1/2 \text{ LSB}) = (R_{\rm S} + 1 \text{ k}\Omega) \times 60 \text{ pF} \times \ln(8192)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



V<sub>I</sub> = Input Voltage at AIN

V<sub>S</sub> = External Driving Source Voltage

R<sub>S</sub> = Source Resistance

ri = Input Resistance


C<sub>i</sub> = Input Capacitance


**V<sub>C</sub>**= Capacitance Charging Voltage


† Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R<sub>S</sub> must be real at the input frequency.

Figure 18. Equivalent Input Circuit Including the Driving Source









## XD2543N DIP-20 XL2543 SOP20 XL2543-SS SSOP20

标注 尺寸	最小(mm)	最大(mm)	标注	最小(mm)	最大(mm)
A	26. 43	26. 63	D	7.74~8.0REF	
A1	2.44	2.64	D1	8.20	8.80
A2	0.41	0. 51	D2	0.274TYP	
A3	1. 524TYP		θ	6° TYP	
A4	1. 073TYP		θ 1	17° TYP4	
В	6.30	6. 50	θ 2	17° TYP4	
С	3. 20	3. 40	θ3	10° TYP4	
C1	1. 48	1. 58	θ 4	10° TYP4	
C2	2.30	2. 40	R	0. 90TYP	
C3	3. 20	3. 40	ф	$0.1 \pm 0.05$ TYP2	





以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA