



Features

- Counters for seconds, minutes, hours, day, date, month, years, and century
- 32 KHz crystal oscillator integrating load capacitance (12.5 pF) providing exceptional oscillator stability and high crystal series resistance operation
- Serial interface supports I²C bus (100 kHz protocol)
- Ultra-low battery supply current of 450 nA (typ at 3 V)

- 5 V ±10% supply voltage
- Timekeeping down to 2.5 V
- Automatic power-fail detect and switch circuitry
- 56 bytes of general purpose RAM
- Software clock calibration to compensate crystal deviation due to temperature
- Automatic leap year compensation
- Operating temperature of -40 °C to 85 °C
- RoHS compliant
 - Lead-free second level interconnect

1 Description

The XL41T56 is a low-power, serial real-timeclock (RTC) with 56 bytes of NVRAM. A built-in 32,768 Hz oscillator (external crystal controlled) and the first 8 bytes of the RAM are used for the clock/calendar function and are configured in binary coded decimal (BCD) format. Addresses and data are transferred serially via a two-line, bidirectional bus. The built-in address register is incremented automatically after each WRITE or READ data byte.

The XL41T56 clock has a built-in power sense circuit which detects power failures and automatically switches to the battery supply during power failures. The energy needed to sustain the RAM and clock operations can be supplied from a small lithium coin cell.

Typical data retention time is in excess of 10 years with a 50 mAh, 3 V lithium cell.

Figure 1. Logic diagram






Table 1.	Signal names					
OSCI		Oscillator input				
OCSO		Oscillator output				
FT/OUT		Frequency test / output driver (open drain)				
SDA		Serial data address input / output				
SCL		Serial clock				
V _{BAT}		Battery supply voltage				
V _{CC}		Supply voltage				
V _{SS}		Ground				





Figure 2. XL41T56 block diagram





2 Operation

The XL41T56 clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 64 bytes contained in the device can then be accessed sequentially in the following order:

- 1. Seconds register
- 2. Minutes register
- 3. Century/hours register
- 4. Day register
- 5. Date register
- 6. Month register
- 7. Years register
- 8. Control register
- 9. RAM

The clock continually monitors V_{CC} for an out of tolerance condition. Should V_{CC} fall below V_{PFD} , the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from an out of tolerance system. When V_{CC} falls below V_{BAT} , the device automatically switches over to the battery and powers down into an ultra low current mode of operation to conserve battery life. Upon power-up, the device switches from battery to V_{CC} at V_{BAT} and recognizes inputs when V_{CC} goes above V_{PFD} volts.

2.1 2-wire bus characteristics

This bus is intended for communication between different ICs. It consists of two lines: one bidirectional for data signals (SDA) and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high.
- Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

2.1.1 Bus not busy

Both data and clock lines remain high.

2.1.2 Start data transfer

A change in the state of the data line, from high to low, while the clock is high, defines the START condition.

2.1.3 Stop data transfer

A change in the state of the data line, from low to high, while the clock is high, defines the STOP condition.

2.1.4 Data valid

The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.

By definition, a device that gives out a message is called "transmitter," the receiving device that gets the message is called "receiver." The device that controls the message is called "master." The devices that are controlled by the master are called "slaves."


2.1.5 Acknowledge

Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte. Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.


The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave the data line high to enable the master to generate the STOP condition.

Figure 3. Serial bus data transfer sequence














. . .

. . ..

-

Table 2.	AC characteristics							
Symbol	Parameter ⁽¹⁾		Max	Unit				
f _{SCL}	SCL clock frequency	0	100	kHz				
t _{LOW}	Clock low period	4.7		μs				
^t HIGH	Clock high period	4		μs				
t _R	SDA and SCL rise time		1	μs				
t _F	SDA and SCL fall time		300	ns				
t _{HD:STA}	START condition hold time (after this period the first clock pulse is generated)	4		μs				
t _{SU:STA}	START condition setup time (only relevant for a repeated start condition)	4.7		μs				
t _{SU:DAT}	Data setup time	250		ns				
t _{HD:DAT} ⁽²⁾	Data hold time	0		μs				
t _{SU:STO}	STOP condition setup time	4.7		μs				
t _{BUF}	Time the bus must be free before a new transmission can start	4.7		μs				

1. Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).

2. Transmitter must internally provide a hold time to bridge the undefined region (300 ns max.) of the falling edge of SCL.


2.2 Read mode

In this mode, the master reads the XL41T56 slave after setting the slave address (see Figure 4 on page 11 and Figure 8 on page 8). Following the WRITE mode control bit(R/W = 0) and the acknowledge bit, the word address A_n is written to the on-chip addresspointer. Next the START condition and slave address are repeated, followed by the READmode control bit (R/W = 1). At this point, the master transmitter becomes the masterreceiver. The data byte which was addressed will be transmitted and the master receiver willsend an acknowledge bit to the slave transmitter. The address pointer is only incremented on reception of an acknowledge bit. The XL41T56 slave transmitter will now place the data byte at address $A_n + 1$ on the bus. The master receiver reads and acknowledges the new byte and the address pointer is incremented to $A_n + 2$. This cycle of reading consecutive addresses will continue until the master receiver sends a STOP condition to the slave transmitter.

An alternate READ mode may also be implemented, whereby the master reads the XL41T56slave without first writing to the (volatile) address pointer. The first address that is read is thelast one stored in the pointer, see *Figure 6 on page 11*.



Figure 6. Slave address location









Figure 8. Alternative read mode sequence





2.3 Write mode

In this mode the master transmitter transmits to the XL41T56 slave receiver. Bus protocol is shown in *Figure 7 on page 8* . Following the START condition and slave address, a logic '0' (R/W = 0) is placed on the bus and indicates to the addressed device that word address A_n will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is strobed in next and the internal address pointer is incremented to the next memory location within the RAM on the reception of an acknowledge clock. The XL41T56 slave receiver will send an acknowledge clock to the master transmitter after it has received the slave address and again after it has received the word address and each data byte (see *Figure 4 on page 8*).

2.4 Data retention mode

With valid V_{CC} applied, the XL41T56 can be accessed as described above with READ or WRITE cycles. Should the supply voltage decay, the XL41T56will automatically deselect, write protecting itself when V_{CC} falls between V_{PFD} (max) and V_{PFD} (min). This is accomplished by internally inhibiting access to the clock registers and SRAM. When V_{CC} falls below the battery backup switchover voltage (V_{SO}), power input is switched from the V_{CC} pin to the battery and the clock registers and SRAM are maintained from the attached battery supply.

All outputs become high impedance. On power up, when V_{CC} returns to a nominal value, write protection continues for $t_{\rm REC}$

For a further more detailed review of battery lifetime calculations, please see application note AN1012.




Figure 9. Write mode sequence



Clock operation 3

The eight byte clock register (see Table 3) is used to both set the clock and to read the date and time from the clock, in a binary coded decimal format. Seconds, minutes, and hours are contained within the first three registers. Bits D6 and D7 of clock register 2 (hours register) contain the century enable bit (CEB) and the century bit (CB). Setting CEB to a '1' will cause CB to toggle, either from '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle. Bits D0 through D2 of register 3 contain the day (day of week). Registers 4, 5, and 6 contain the date (day of month), month, and years. The final register is the control register (this is described in the clock calibration section). Bit D7 of register 0 contains the stop bit (ST). Setting this bit to a '1' will cause the oscillator to stop.

If the device is expected to spend a significant amount of time on the shelf, the oscillator may be stopped to reduce current drain. When reset to a '0' the oscillator restarts within one second.

The seven clock registers may be read one byte at a time, or in a sequential block. The control register (address location 7) may be accessed independently. Provision has been made to assure that a clock update does not occur while any of the seven clock addresses are being read. If a clock address is being read, an update of the clock registers will be delayed by 250 ms to allow the READ to be completed before the update occurs. This will prevent a transition of data during the READ.

Note: This 250 ms delay affects only the clock register update and does not alter the actual clock time.

Address		Data						Function/	range	
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD for	mat
0	ST	10	Secon	ds		Seco	onds		Seconds	00-59
1	Х	10) Minute	s	Minutes				Minutes	00-59
2	CEB ⁽²⁾	СВ	10 h	ours	Hours				Century/hours	0-1/00-23
3	Х	Х	Х	Х	Х		Day		Day	01-07
4	Х	Х	10 (date		Da	ite		Date	01-31
5	Х	Х	Х	10 M.	Month		Month	01-12		
6		10 yea	irs		Years				Year	00-99
7	OUT	FT	S		Ca	libratic	n		Control	

Register map⁽¹⁾ Table 3.

1. Keys

S = Sign bit FT = Frequency test bit ST = Stop bit OUT = Output level

X = Don't care CEB = Century enable bit

CB = Century bit

When CEB is set to '1,' CB toggles from '0' to '1' or from '1' to '0' every 100 years (dependent upon the initial value set). When CEB is set to '0,' CB does not toggle. 2.



3.1 Clock calibration

The XL41T56 is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are te sted not to exceed 35 ppm (parts per million) oscillator frequency error at 25 °C, which equates to about ± 1.53 minutes per month. With the calibration bits properly set, the accuracy of each XL41T56 improves to better than ± 2 ppm at 25 °C.

The oscillation rate of any crystal changes with temperature (see *Figure 8 on page 12*). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The XL41T56 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 10 on page 15*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five-bit calibration byte found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits (D4-D0) in the control register (addr 7). This byte can be set to represent any value between 0 and 31 in binary form. Bit D5 is the sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minutes cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration stepin the calibration register. Assuming that the oscillator is in fact running at exactly 32,768Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or - 2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given XL41T56 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accessed the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the frequency test (FT) bit, the seventh-most significant bit in the control register, is set to a'1,' and the oscillator is running at 32,768 Hz, the FT/OUT pin of the device will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature.

For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10(XX001010) to be loaded into the calibration byte for correction.

Note: Setting or changing the calibration byte does not affect the frequency test output frequency.









Figure 11. Clock calibration



3.2 Output driver pin

When the FT bit is not set, the FT/OUT pin becomes an output driver that reflects the contents of D7 of the control register. In other words, when D6 of location 7 is a '0' and D7 of location 7 is a '0' and then the FT/OUT pin will be driven low.

Note: The FT/OUT pin is open drain which requires an external pull-up resistor.

3.3 Initial power-on defaults

Upon initial application of power to the device, the FT bit will be set to a '0' and the OUT bit will be set to a '1.' All other register bits will initially power-on in a random state.



4 Maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
T _A	Ambient operating temperature	-40 to 85	°C
T _{STG}	Storage temperature (V_{CC} off, oscillator off)	–55 to 125	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltages	-0.3 to 7	V
V _{CC}	Supply voltage	-0.3 to 7	V
۱ _۵	Output current	20	mA
PD	Power dissipation	0.25	W

Table 4. Absolute maximum rating	5
----------------------------------	---

1. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.

Caution: Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.



5

DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristics tables are derived from tests performed under the measurement conditions listed in *Table 5: Operating and AC measurement conditions*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Parameter	Value	Unit
Supply voltage (V _{CC})	4.5 to 5.5	V
Ambient operating temperature (T _A)	-40 to 85	°C
Load capacitance (CL)	100	pF
Input rise and fall times	≤ 5	ns
Input pulse voltages	0 to 3	V
Input and output timing ref. voltages	1.5	V

Table 5. Operating and AC measurement conditions⁽¹⁾

1. Output Hi-Z is defined as the point where data is no longer driven.

Figure 12. AC measurement I/O waveform



Table 6.Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Max	Unit
C _{IN}	Input capacitance (SCL)		7	pF
C _{OUT} ⁽³⁾	Output capacitance (SDA, FT/OUT)		10	pF
t _{LP}	Low-pass filter input time constant (SDA and SCL)	0.25	1	μs

1. Effective capacitance measured with power supply at 5V; sampled, not 100% tested.

2. At 25 °C, f = 1 MHz.

3. Outputs deselected.

Symbol	Parameter	Parameter Test condition ⁽¹⁾		Тур	Мах	Unit
ILI	Input leakage current	$0V \leq V_{IN} \leq V_{CC}$			±1	μA
I _{LO}	Output leakage current	$0V \le V_{OUT} \le V_{CC}$			±1	μA
I _{CC1}	Supply current	Switch frequency = 100 kHz			300	μA
I _{CC2}	Supply current (standby)	SCL, SDA = $V_{CC} - 0.3 V$		100		μA
V_{IL}	Input low voltage		-0.3		1.5	V
V_{IH}	Input high voltage		3		V _{CC} + 0.8	V
V _{OL}	Output low voltage	I _{OL} = 5mA, V _{CC} = 4.5 V			0.4	V
V _{BAT} ⁽²⁾	Battery supply voltage		2.5	3	3.5	V
I _{BAT}	Battery supply current	$T_A = 25 \text{ °C}, V_{CC} = 0 \text{ V},$ oscillator ON, $V_{BAT} = 3 \text{ V}$		450	550	nA

Table 7.DC characteristics

1. Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).

2. STMicroelectronics recommends the RAYOVAC BR1225 or BR1632 (or equivalent) as the battery supply.


Table 8. Crystal electrical characteristics

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Тур	Max	Unit
f _O	Resonant frequency		32.768		kHz
R _S	Series resistance			60	kΩ
CL	Load capacitance		12.5		pF

1. These values are externally supplied for the SO8 package. STMicroelectronics recommends the KDS DT-38: 1TA/1TC252E127, Tuning Fork Type (thru-hole) or the DMX-26S: 1TJS125FH2A212, (SMD) quartz

2. Load capacitors are integrated within the M41T56. Circuit board layout considerations for the 32.768 kHz crystal of minimum trace lengths and isolation from RF generating signals should be taken into account.

Figure 13. Power down/up mode AC waveforms





Symbol	Parameter ⁽¹⁾	Min	Мах	Unit
t _{PD}	SCL and SDA at V_{IH} before power-down	0		ns
t _{FB}	V_{PFD} (min) to $V_{SS} V_{CC}$ fall time	300		μs
t _{RB}	V_{SS} to V_{PFD} (min) V_{CC} rise time	100		μs
t _{REC}	SCL and SDA at V_{IH} after power-up	10		μs

Table 9. Power down/up mode AC characteristics

1. Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).

Table 10. Power down/up trip points DC characteristics


Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Тур	Max	Unit
V _{PFD}	Power-fail deselect voltage	1.2 V _{BAT}	1.25 V _{BAT}	1.285 V _{BAT}	V
V _{SO}	Battery back-up switchover voltage		V _{BAT}		V

1. All voltages referenced to V_{SS} .

2. Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).



Figure 14. SOP8 封装图



1. Drawing is not to scale.

Cumhal		millimetres				
Symbol	Тур	Min	Мах	Тур	Min	Мах
А			1.75			0.069
A1		0.10	0.25		0.004	0.010
A2		1.25			0.049	
b		0.28	0.48		0.011	0.019
с		0.17	0.23		0.007	0.009
ссс			0.10			0.004
D	4.90	4.80	5.00	0.193	0.189	0.197
E	6.00	5.80	6.20	0.236	0.228	0.244
E1	3.90	3.80	4.00	0.154	0.150	0.157
е	1.27	-	-	0.050	-	-
h		0.25	0.50		0.010	0.020
k		0°	8°		0°	8°
L		0.40	1.27		0.016	0.050
L1	1.04			0.041		

 Table 11.
 SO8 – 8-pin plastic small outline, package mechanical data

1. Drawing is not to scale.