

# XD07 DIP-8 / XL07Z SOP-8

## FEATURES

- Low  $V_{os}$ : 75  $\mu$ V maximum**
- Low  $V_{os}$  drift: 1.3  $\mu$ V/ $^{\circ}$ C maximum**
- Ultrastable vs. time: 1.5  $\mu$ V per month maximum**
- Low noise: 0.6  $\mu$ V p-p maximum**
- Wide input voltage range:  $\pm$ 14 V typical**
- Wide supply voltage range:  $\pm$ 3 V to  $\pm$ 18 V**
- 125 $^{\circ}$ C temperature-tested dice**

## APPLICATIONS

- Wireless base station control circuits**
- Optical network control circuits**
- Instrumentation**
- Sensors and controls**
  - Thermocouples**
  - Resistor thermal detectors (RTDs)**
  - Strain bridges**
  - Shunt current measurements**
- Precision filters**

## GENERAL DESCRIPTION

The XD07 has very low input offset voltage (75  $\mu$ V maximum for XL07Z) that is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The XD07 also features low input bias current ( $\pm$ 4 nA for the XL07Z) and high open-loop gain (200 V/mV for the XL07Z). The low offset and high open-loop gain make the XD07 particularly useful for high gain instrumentation applications.

## PIN CONFIGURATION





Figure 1.

The wide input voltage range of  $\pm$ 13 V minimum combined with a high CMRR of 106 dB (XL07Z) and high input impedance provide high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the XD07, even at high gain, combined with the freedom from external nulling have made the XD07 an industry standard for instrumentation applications.

The XD07 is available in two standard performance grades. The XL07Z is specified for operation over the 0  $^{\circ}$ C to 70 $^{\circ}$ C range, and the XD07 is specified over the -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

The XD07 is available in epoxy 8-lead PDIP and 8-lead narrow SOIC packages. For Cerdip and TO-99 packages and standard microcircuit drawing (SMD) versions, see the XD07



<sup>1</sup>R2A AND R2B ARE ELECTRONICALLY ADJUSTED ON CHIP AT FACTORY FOR MINIMUM INPUT OFFSET VOLTAGE.

Figure 2. Simplified Schematic

**SPECIFICATIONS****OP07E ELECTRICAL CHARACTERISTICS**

$V_S = \pm 15$  V, unless otherwise noted.

**Table 1.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
<b><math>T_A = 25^\circ\text{C}</math></b>						
Input Offset Voltage <sup>1</sup>	$V_{OS}$		30	75		$\mu\text{V}$
Long-Term $V_{OS}$ Stability <sup>2</sup>	$V_{OS}/\text{Time}$		0.3	1.5		$\mu\text{V}/\text{Month}$
Input Offset Current	$I_{OS}$		0.5	3.8		nA
Input Bias Current	$I_B$		$\pm 1.2$	$\pm 4.0$		nA
Input Noise Voltage	$e_n$ p-p	0.1 Hz to 10 Hz <sup>3</sup>	0.35	0.6		$\mu\text{V}$ p-p
Input Noise Voltage Density	$e_n$	$f_0 = 10$ Hz	10.3	18.0		$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 100$ Hz <sup>3</sup>	10.0	13.0		$\text{nV}/\sqrt{\text{Hz}}$
		$f_0 = 1$ kHz	9.6	11.0		$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current	$I_n$ p-p		14	30		pA p-p
Input Noise Current Density	$I_n$	$f_0 = 10$ Hz	0.32	0.80		pA/ $\sqrt{\text{Hz}}$
		$f_0 = 100$ Hz <sup>3</sup>	0.14	0.23		pA/ $\sqrt{\text{Hz}}$
		$f_0 = 1$ kHz	0.12	0.17		pA/ $\sqrt{\text{Hz}}$
Input Resistance, Differential Mode <sup>4</sup>	$R_{IN}$		15	50		M $\Omega$
Input Resistance, Common Mode	$R_{INCM}$			160		G $\Omega$
Input Voltage Range	IVR		$\pm 13$	$\pm 14$		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	106	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to $\pm 18$ V	5	20		$\mu\text{V}/\text{V}$
Large Signal Voltage Gain	$A_{VO}$	$R_L \geq 2$ k $\Omega$ , $V_O = \pm 10$ V	200	500		V/mV
		$R_L \geq 500$ $\Omega$ , $V_O = \pm 0.5$ V, $V_S = \pm 3$ V <sup>4</sup>	150	400		V/mV
<b><math>0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}</math></b>						
Input Offset Voltage <sup>1</sup>	$V_{OS}$		45	130		$\mu\text{V}$
Voltage Drift Without External Trim <sup>4</sup>	$TCV_{OS}$		0.3	1.3		$\mu\text{V}/^\circ\text{C}$
Voltage Drift with External Trim <sup>3</sup>	$TCV_{OSN}$	$R_P = 20$ k $\Omega$	0.3	1.3		$\mu\text{V}/^\circ\text{C}$
Input Offset Current	$I_{OS}$		0.9	5.3		nA
Input Offset Current Drift	$TCI_{OS}$		8	35		pA/ $^\circ\text{C}$
Input Bias Current	$I_B$		$\pm 1.5$	$\pm 5.5$		nA
Input Bias Current Drift	$TCI_B$		13	35		pA/ $^\circ\text{C}$
Input Voltage Range	IVR		$\pm 13$	$\pm 13.5$		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13$ V	103	123		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3$ V to $\pm 18$ V	7	32		$\mu\text{V}/\text{V}$
Large Signal Voltage Gain	$A_{VO}$	$R_L \geq 2$ k $\Omega$ , $V_O = \pm 10$ V	180	450		V/mV
OUTPUT CHARACTERISTICS						
<b><math>T_A = 25^\circ\text{C}</math></b>						
Output Voltage Swing	$V_O$	$R_L \geq 10$ k $\Omega$	$\pm 12.5$	$\pm 13.0$		V
		$R_L \geq 2$ k $\Omega$	$\pm 12.0$	$\pm 12.8$		V
		$R_L \geq 1$ k $\Omega$	$\pm 10.5$	$\pm 12.0$		V
<b><math>0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}</math></b>						
Output Voltage Swing	$V_O$	$R_L \geq 2$ k $\Omega$	$\pm 12$	$\pm 12.6$		V

# XD07 DIP-8 / XL07Z SOP-8

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE						
<b>T<sub>A</sub> = 25°C</b>						
Slew Rate	SR	R <sub>L</sub> ≥ 2 kΩ <sup>3</sup>	0.1	0.3		V/μs
Closed-Loop Bandwidth	BW	A <sub>VOL</sub> = 1 <sup>5</sup>	0.4	0.6		MHz
Open-Loop Output Resistance	R <sub>O</sub>	V <sub>O</sub> = 0, I <sub>O</sub> = 0		60		Ω
Power Consumption	P <sub>d</sub>	V <sub>S</sub> = ±15 V, No load		75	120	mW
		V <sub>S</sub> = ±3 V, No load		4	6	mW
Offset Adjustment Range	R <sub>P</sub>	R <sub>P</sub> = 20 kΩ			±4	mV

<sup>1</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

<sup>2</sup> Long-term input offset voltage stability refers to the averaged trend time of V<sub>OS</sub> vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V<sub>OS</sub> during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is sample tested.

<sup>3</sup> Sample tested.

<sup>4</sup> Guaranteed by design.

<sup>5</sup> Guaranteed but not tested.

## OP07C ELECTRICAL CHARACTERISTICS

V<sub>S</sub> = ±15 V, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
<b>T<sub>A</sub> = 25°C</b>						
Input Offset Voltage <sup>1</sup>	V <sub>OS</sub>			60	150	μV
Long-Term V <sub>OS</sub> Stability <sup>2</sup>	V <sub>OS</sub> /Time			0.4	2.0	μV/Month
Input Offset Current	I <sub>OS</sub>			0.8	6.0	nA
Input Bias Current	I <sub>B</sub>			±1.8	±7.0	nA
Input Noise Voltage	e <sub>n</sub> p-p	0.1 Hz to 10 Hz <sup>3</sup>		0.38	0.65	μV p-p
Input Noise Voltage Density	e <sub>n</sub>	f <sub>o</sub> = 10 Hz		10.5	20.0	nV/√Hz
		f <sub>o</sub> = 100 Hz <sup>3</sup>		10.2	13.5	nV/√Hz
		f <sub>o</sub> = 1 kHz		9.8	11.5	nV/√Hz
Input Noise Current	I <sub>n</sub> p-p			15	35	pA p-p
Input Noise Current Density	I <sub>n</sub>	f <sub>o</sub> = 10 Hz		0.35	0.90	pA/√Hz
		f <sub>o</sub> = 100 Hz <sup>3</sup>		0.15	0.27	pA/√Hz
		f <sub>o</sub> = 1 kHz		0.13	0.18	pA/√Hz
Input Resistance, Differential Mode <sup>4</sup>	R <sub>IN</sub>		8	33		MΩ
Input Resistance, Common Mode	R <sub>INCM</sub>				120	GΩ
Input Voltage Range	IVR			±13	±14	V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±13 V	100	120		dB
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±3 V to ±18 V		7	32	μV/V
Large Signal Voltage Gain	A <sub>VO</sub>	R <sub>L</sub> ≥ 2 kΩ, V <sub>O</sub> = ±10 V	120	400		V/mV
		R <sub>L</sub> ≥ 500 Ω, V <sub>O</sub> = ±0.5 V, V <sub>S</sub> = ±3 V <sup>4</sup>	100	400		V/mV
<b>-40°C ≤ T<sub>A</sub> ≤ +85°C</b>						
Input Offset Voltage <sup>1</sup>	V <sub>OS</sub>			85	250	μV
Voltage Drift Without External Trim <sup>4</sup>	TCV <sub>OS</sub>			0.5	1.8	μV/°C
Voltage Drift with External Trim <sup>3</sup>	TCV <sub>OSN</sub>	R <sub>P</sub> = 20 kΩ		0.4	1.6	μV/°C
Input Offset Current	I <sub>OS</sub>			1.6	8.0	nA
Input Offset Current Drift	TCI <sub>OS</sub>			12	50	pA/°C
Input Bias Current	I <sub>B</sub>			±2.2	±9.0	nA
Input Bias Current Drift	TCI <sub>B</sub>			18	50	pA/°C
Input Voltage Range	IVR		±13	±13.5		V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±13 V	97	120		dB
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±3 V to ±18 V		10	51	μV/V
Large Signal Voltage Gain	A <sub>VO</sub>	R <sub>L</sub> ≥ 2 kΩ, V <sub>O</sub> = ±10 V	100	400		V/mV

# XD07 DIP-8 / XL07Z SOP-8

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OUTPUT CHARACTERISTICS <b>T<sub>A</sub> = 25°C</b> Output Voltage Swing	V <sub>O</sub>	R <sub>L</sub> ≥ 10 kΩ R <sub>L</sub> ≥ 2 kΩ R <sub>L</sub> ≥ 1 kΩ	±12.0 ±11.5 ±12.0	±13.0 ±12.8 ±12.0		V
<b>-40°C ≤ T<sub>A</sub> ≤ +85°C</b> Output Voltage Swing	V <sub>O</sub>	R <sub>L</sub> ≥ 2 kΩ	±12	±12.6		V
DYNAMIC PERFORMANCE <b>T<sub>A</sub> = 25°C</b> Slew Rate Closed-Loop Bandwidth Open-Loop Output Resistance Power Consumption Offset Adjustment Range	SR BW R <sub>O</sub> P <sub>d</sub>	R <sub>L</sub> ≥ 2 kΩ <sup>3</sup> A <sub>VOL</sub> = 1 <sup>5</sup> V <sub>O</sub> = 0, I <sub>O</sub> = 0 V <sub>S</sub> = ±15 V, No load V <sub>S</sub> = ±3 V, No load R <sub>P</sub> = 20 kΩ	0.1 0.4	0.3 0.6 60 80 4 ±4	150	V/μs MHz Ω mW mW mV

<sup>1</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

<sup>2</sup> Long-term input offset voltage stability refers to the averaged trend time of V<sub>OS</sub> vs. the time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V<sub>OS</sub> during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is sample tested.

<sup>3</sup> Sample tested.

<sup>4</sup> Guaranteed by design.

<sup>5</sup> Guaranteed but not tested.

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Ratings
Supply Voltage ( $V_S$ )	$\pm 22\text{ V}$
Input Voltage <sup>1</sup>	$\pm 22\text{ V}$
Differential Input Voltage	$\pm 30\text{ V}$
Output Short-Circuit Duration	Indefinite
Storage Temperature Range S and P Packages	$-65^\circ\text{C}$ to $+125^\circ\text{C}$
Operating Temperature Range XD07	$0^\circ\text{C}$ to $70^\circ\text{C}$
XL07Z	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Junction Temperature	$150^\circ\text{C}$
Lead Temperature, Soldering (60 sec)	$300^\circ\text{C}$

<sup>1</sup>For supply voltages less than  $\pm 22\text{ V}$ , the absolute maximum input voltage is equal to the supply voltage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.







Table 4. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
8-Lead PDIP (P-Suffix)	103	43	$^\circ\text{C/W}$
8-Lead SOIC_N (S-Suffix)	158	43	$^\circ\text{C/W}$







## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## TYPICAL PERFORMANCE CHARACTERISTICS



# XD07 DIP-8 / XL07Z SOP-8



# XD07 DIP-8 / XL07Z SOP-8




Figure 15. PSRR vs. Frequency




Figure 18. Closed-Loop Frequency Response for Various Gain Configurations




Figure 16. Open-Loop Gain vs. Power Supply Voltage




Figure 19. Maximum Output Swing vs. Frequency




Figure 17. Open-Loop Frequency Response









Figure 20. Maximum Output Voltage vs. Load Resistance

# XD07 DIP-8 / XL07Z SOP-8



# XD07 DIP-8 / XL07Z SOP-8

## TYPICAL APPLICATIONS




Figure 26. Typical Offset Voltage Test Circuit




Figure 29. Absolute Value Circuit





Figure 27. Typical Low Frequency Noise Circuit



NOTES  
1. PINOUT SHOWN FOR P PACKAGE

Figure 30. High Speed, Low  $V_{OS}$  Composite Amplifier





Figure 28. Optional Offset Nulling Circuit





NOTES  
1. PINOUT SHOWN FOR P PACKAGE

Figure 31. Adjustment-Free Precision Summing Amplifier


# XD07 DIP-8 / XL07Z SOP-8

---



# XD07 DIP-8 / XL07Z SOP-8

SOP8



以上信息仅供参考，如需帮助联系客服人员。谢谢 XINLUDA