


# PSoC<sup>®</sup> Programmable System-on-Chip

#### **Features**

- Powerful Harvard-architecture processor:
  - □ M8C processor speeds up to 24 MHz
  - □ 8 x 8 multiply, 32-bit accumulate
  - □ Low power at high speed
  - □ 3.0 V to 5.25 V operating voltage
  - □ Industrial temperature range: -40 °C to +85 °C
- Advanced peripherals (PSoC® Blocks)
  - ☐ Six analog type "E" PSoC blocks provide:
    - · Single or dual 8-Bit ADC
    - · Comparators (up to four)
  - □ Up to eight digital PSoC blocks provide:
    - 8- to 32-bit timers and counters, 8- and 16-bit pulse-width modulators (PWMs)
    - · One shot, multi-shot mode support in timers and PWMs
    - · PWM with deadband support in one digital block
    - · Shift register, CRC, and PRS modules
    - Full duplex UART
    - Multiple SPI masters or slaves, variable data length Support: 8- to 16-Bit
    - · Can be connected to all GPIO pins
  - □ Complex peripherals by combining blocks
  - ☐ Shift function support for FSK detection
  - Powerful synchronize feature support. Analog module operations can be synchronized by digital blocks or external signals.
- High speed 10-bit SAR ADC with sample and hold optimized for embedded control
- Precision, programmable clocking:
  - □ Internal ± 5% [1] 24/48 MHz oscillator across the industrial temperature range
  - □ High accuracy 24 MHz with optional 32 kHz crystal and PLL
  - Optional external oscillator, up to 24 MHz
  - □ Internal/external oscillator for watchdog and sleep
- Flexible on-chip memory:
  - □ Up to 16 KB flash program storage 50,000 erase/write cycles
  - □ Up to 1-KB SRAM data storage
  - □ In-system serial programming (ISSP)
  - □ Partial flash updates
  - □ Flexible protection modes
  - □ EEPROM emulation in flash
- Optimized CapSense<sup>®</sup> resource:
  - □ Two IDAC support up to 640 µA source current to replace external resistor
  - □ Two dedicated clock resources for CapSense:

- CSD\_CLK: 1/2/4/8/16/32/128/256 derive from SYSCLK
- CNT\_CLK: 1/2/4/8 Derive from CSD\_CLK
- □ Dedicated 16-bit timers/counters for CapSense scanning
- □ Support dual CSD channels simultaneous scanning
- Programmable pin configurations:
  - □ 25 mA sink, 10 mA source on all GPIOs
  - □ Pull-up, pull-down, high Z, Strong, or open-drain drive modes on all GPIOs
  - □ Up to 38 analog inputs on GPIOs
  - □ Configurable interrupt on all GPIOs
- Additional system resources:
  - □ I<sup>2</sup>C<sup>™</sup> slave, master, and multimaster to 400 kHz
  - □ Supports hardware addressing feature
  - □ Watchdog and sleep timers
  - □ User configurable low voltage detection
  - □ Integrated supervisory circuit
  - ☐ On-Chip precision voltage reference
  - □ Supports RTC block into digital peripheral logic

## Top Level Block Diagram



Errata: For information on silicon errata, see "Errata" on page 35. Details include trigger conditions, devices affected, and proposed workaround.

Note

1. Errata: When the device is operated within 0 °C to 70 °C, the frequency tolerance is reduced to ±2.5%, but if operated at extreme temperature (below 0 °C or above 70 °C), frequency tolerance deviates from ±2.5% to ±5%. For more information, see "Errata" on page 35.



## **Contents**

PSoC Functional Overview	3
PSoC Core	3
Digital System	3
Analog System	
Additional System Resources	4
PSoC Device Characteristics	
Getting Started	
Application Notes	
Development Kits	
Training	5
CYPros Consultants	5
Solutions Library	5
Technical Support	5
Development Tools	6
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	
	7
Designing with PSoC Designer	<b>7</b> 7
Designing with PSoC Designer  Select User Modules	<b>7</b> 7 7
Designing with PSoC Designer  Select User Modules  Configure User Modules	7 7 7
Designing with PSoC Designer Select User Modules Configure User Modules Organize and Connect Generate, Verify, and Debug Pinouts	7 7 7 7
Designing with PSoC Designer  Select User Modules  Configure User Modules  Organize and Connect  Generate, Verify, and Debug	7 7 7 7
Designing with PSoC Designer Select User Modules Configure User Modules Organize and Connect Generate, Verify, and Debug Pinouts	7 7 7 7 8
Designing with PSoC Designer Select User Modules Configure User Modules Organize and Connect Generate, Verify, and Debug  Pinouts CY8C22345, CY8C21345 28-pin SOIC CY8C22545 44-pin TQFP  Registers	7 7 7 7 8 8
Designing with PSoC Designer Select User Modules Configure User Modules Organize and Connect Generate, Verify, and Debug  Pinouts CY8C22345, CY8C21345 28-pin SOIC CY8C22545 44-pin TQFP	7 7 7 7 8 8

Electrical Specifications	13
Absolute Maximum Ratings	14
Operating Temperature	
DC Electrical Characteristics	
AC Electrical Characteristics	21
Packaging Information	
Thermal Impedances	
Solder Reflow Specifications	
Ordering Information	
Ordering Code Definitions	28
Acronyms	
Reference Documents	
Document Conventions	30
Units of Measure	30
Numeric Conventions	
Glossary	30
Errata	35
Part Numbers Affected	35
CY8C21x45, CY8C22x45 Qualification Status	35
Errata Summary	35
Document History Page	37
Sales, Solutions, and Legal Information	40
Worldwide Sales and Design Support	40
Products	40
PSoC® Solutions	40
Cypress Developer Community	40
Technical Support	40



## **PSoC Functional Overview**

The PSoC family consists of many On-Chip Controller devices. These devices are designed to replace multiple traditional MCU-based system components with one low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, shown in Figure 1, consists of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows the combining of all the device resources into a complete custom system. The PSoC family can have up to five I/O ports connecting to the global digital and analog interconnects, providing access to eight digital blocks and six analog blocks.

#### **PSoC Core**

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable general-purpose I/O (GPIO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 21 vectors, to simplify the programming of real time embedded events.

Program execution is timed and protected using the included Sleep and watchdog timers (WDT).

Memory encompasses 16 KB of Flash for program storage, 1 K bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator). The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz internal low-speed oscillator (ILO) is provided for the Sleep timer and WDT. If crystal accuracy is required, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC), and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin can also generate a system interrupt on high level, low level, and change from last read.

## **Digital System**

The Digital System is composed of eight digital PSoC blocks. Each block is an 8-bit resource that may be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.

Figure 1. Digital System Block Diagram



Digital peripheral configurations are:

- PWMs (8- and 16-Bit)
- PWMs with Dead band (8- and 16-Bit)
- Counters (8 to 32-Bit)
- Timers (8 to 32-Bit)
- UART 8 Bit with Selectable Parity (Up to Two)
- SPI Master and Slave (Up to Two)
- Shift Register (1 to 32-Bit)
- I2C Slave and Master (One Available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32-Bit)
- IrDA (Up to Two)
- Pseudo Random Sequence Generators (8 to 32-Bit)

The digital blocks may be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This provides a choice of system resources for your application. Family resources are shown in Table 1 on page 5.



## **Analog System**

The Analog System consists of a 10-bit SAR ADC and six configurable blocks.


The programmable 10-bit SAR ADC is an optimized ADC that can be run up to 200 ksps with  $\pm\,1.5$  LSB DNL and  $\pm\,2.5$  LSB INL (true for  $V_{DD} \geq\,3.0$  V and Vref  $\geq\,3.0$  V). External filters are required on ADC input channels for antialiasing. This ensures that any out-of-band content is not folded into the input signal band.

Reconfigurable analog resources allow creating complex analog signal flows. Analog peripherals are very flexible and may be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-Digital converters (Single or Dual, with 8-bit resolution)
- Pin-to-pin Comparator
- Single ended comparators with absolute (1.3 V) reference or 5-bit DAC reference
- 1.3 V reference (as a System Resource)

Analog blocks are provided in columns of four, which include CT-E (Continuous Time) and SC-E (Switched Capacitor) blocks. These devices provide limited functionality Type "E" analog blocks.

Figure 2. Analog System Block Diagram



## **Additional System Resources**

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a MAC, low voltage detection, and power on reset. The merits of each system resource are:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks may be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Additional Digital resources and clocks optimized for CSD.
- Support "RTC" block into digital peripheral logic.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math and digital filters.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 V reference provides an absolute reference for the analog system, including ADCs and DACs.



## **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoC device groups.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 <sup>[2]</sup>	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[3]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 <sup>[2]</sup>	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A <sup>[2]</sup>	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 <sup>[2]</sup>	up to 38	2	8	up to 38	0	4	6 <sup>[3]</sup>	1 K	16 K
CY8C21x45 <sup>[2]</sup>	up to 24	1	4	up to 24	0	4	6 <sup>[3]</sup>	512	8 K
CY8C21x34 <sup>[2]</sup>	up to 28	1	4	up to 28	0	2	4 <sup>[3]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[3]</sup>	256	4 K
CY8C20x34 <sup>[2]</sup>	up to 28	0	0	up to 28	0	0	3 <sup>[3,4]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[3,4]</sup>	up to 2 K	up to 32 K

## **Getting Started**

For in-depth information, along with detailed programming details, see the CY8C22x45, CY8C21345: PSoC® Programmable System-on-Chip™ Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

#### Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs. Use PSoC 1 Application note finder to search application notes or example projects for a specific application and/or family.

## **Development Kits**

PSoC 1 kits are available online from Cypress and also available through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark. The kit selector guide available in cypress website offers the list of all available development kits, programming and debugging kits for each PSoC 1 family.

## **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

## **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

#### Notes

- 2. Automotive qualified devices available in this group.
- Limited analog functionality.
- 4. Two analog blocks and one CapSense® block.



## **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

## **PSoC Designer Software Subsystems**

## Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run

time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure User Modules.
- 3. Organize and Connect.
- 4. Generate, Verify, and Debug.

## **Select User Modules**

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance

specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

## **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

## Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations, and external signals.



## **Pinouts**


This PSoC device family is available in a variety of packages that are listed in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.

## CY8C22345, CY8C21345 28-pin SOIC

Table 2. Pin Definitions

Table 2.	Pin Defin	itions		
Pin No.	Ту	ре	Pin Name	Description
FIII NO.	Digital	Analog	riii ivaille	Description
1	I/O	I, MR	P0[7]	Integration Capacitor for MR
2	I/O	I, ML	P0[5]	Integration Capacitor for ML
3	I/O	I, ML	P0[3]	
4	I/O	I, ML	P0[1]	
5	I/O	I, ML	P2[7]	To Compare Column 0
6	I/O	ML	P2[5]	Optional ADC External Vref
7	I/O	ML	P2[3]	
8	I/O	ML	P2[1]	
9	Po	wer	Vss	Ground Connection [5]
10	I/O	ML	P1[7]	I2C serial clock (SCL)
11	I/O	ML	P1[5]	I2C serial data (SDA)
12	I/O	ML	P1[3]	
13	I/O	ML	P1[1]	I2C serial clock (SCL), ISSP-SCLK <sup>[6]</sup>
14	Po	wer	Vss	Ground Connection [5]
15	I/O	MR	P1[0]	I2C serial Clock (SCL), ISSP-SDATA <sup>[6]</sup>
16	I/O	MR	P1[2]	
17	I/O	MR	P1[4]	Optional external clock input (EXT-CLK)
18	I/O	MR	P1[6]	
19	Inj	out	XRES	Active High Pin Reset with Internal Pull Down
20	I/O	MR	P2[0]	
21	I/O	MR	P2[2]	
22	I/O	MR	P2[4]	
23	I/O	I, MR	P2[6]	To Compare Column 1
24	I/O	I, MR	P0[0]	
25	I/O	I, MR	P0[2]	
26	I/O	I, MR	P0[4]	
27	I/O	I, MR	P0[6]	
28	Po	wer	Vdd	Supply Voltage

Figure 3. Pin Diagram



LEGEND: A = Analog, I = Input, O = Output, M=Analog Mux input, MR= Analog Mux right input, ML= Analog Mux left input.

#### Notes

 <sup>5.</sup> All V<sub>SS</sub> pins should be brought out to one common GND plane.
 6. If ISSP is not used, pins P1[0] and P1[1] will respond differently to a POR or XRES event. After a POR or XRES event, both pins are pulled down to ground by going into the resistive zero Drive mode, before reaching the High Z Drive mode.




## CY8C22545 44-pin TQFP

Table 3. Pin Definitions [7]

Table 5.	Pin Definiti			
Pin No.		/pe	Pin Name	Description
	Digital	Analog	T III Nullio	2000 spiloti
1	I/O	ML	P2[5]	Optional ADC External Vref
2	I/O	ML	P2[3]	
3	I/O	ML	P2[1]	
4		wer	Vdd	Supply Voltage
5	I/O	ML	P4[5]	
6	I/O	ML	P4[3]	
7	1/0	ML	P4[1]	
8		wer	Vss	Ground Connection
9	1/0	ML	P3[7]	
10	I/O I/O	ML ML	P3[5]	
12	1/0	ML	P3[3]	
13	1/0	ML	P3[1] P1[7]	I2C serial clock (SCL)
14	I/O	ML	P1[5]	I2C serial data (SDA)
15	I/O	ML	P1[3]	izo seriai data (SDA)
16	1/0	ML	P1[1]	Crystal (XTALin), I2C SCL, ISSP SCLK <sup>[6]</sup>
17		wer	Vss	Ground Connection
18	I/O	MR	P1[0]	
				Crystal (XTALout), I2C SDA, ISSP SDATA[6]
19	I/O	MR	P1[2]	
00	1/0	MD	DATAL	Onting of subsequent lands in a set (EVTOLIC)
20	I/O I/O	MR MR	P1[4] P1[6]	Optional external clock input (EXTCLK)
22	1/0			
23	1/0	MR MR	P3[0] P3[2]	
24	I/O	MR	P3[4]	
25	1/0	MR	P3[4]	
26		put	XRES	Active High Pin Reset with Internal Pull Down
27	I/O	MR	P4[0]	Bown
28	I/O	MR	P4[2]	
29	I/O	MR	P4[4]	
30		wer	Vss	Ground Connection
				Ground Connection
31	I/O	MR	P2[0]	
32	I/O	MR	P2[2]	
33	I/O	MR	P2[4]	
34	I/O	I, MR	P2[6]	To Compare Column 1
35	I/O	I, MR	P0[0]	
36	I/O	I, MR	P0[2]	
37	I/O	I, MR	P0[4]	+
38	I/O	I, MR wer	P0[6] Vdd	Supply Voltage
40	I/O	I, MR	P0[7]	Integration Capacitor for MR
41	I/O	I, ML	P0[5]	Integration Capacitor for ML
42	I/O	I, ML	P0[3]	
43	I/O	I, ML	P0[1]	
44	I/O	I, ML	P2[7]	To Compare Column 0
LECEND: /	\ - Apolog I - I			v input MD- Apolog Muy right input MI-

Figure 4. Pin Diagram



LEGEND: A = Analog, I = Input, O = Output, M=Analog Mux input, MR= Analog Mux right input, ML= Analog Mux left input.

#### Note

<sup>7.</sup> All  $\rm V_{SS}$  pins should be brought out to one common GND plane.



## Registers

This section lists the registers of this PSoC device family by mapping tables. For detailed register information, refer the PSoC Programmable System-on Chip Technical Reference Manual.

## **Register Conventions**

#### Table 4. Abbreviations

Convention	Description
RW	Read and write register or bit(s)
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

## **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is also referred to as I/O space and is broken into two parts. The XIO bit in the Flag register determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

**Note** In the following register mapping tables, blank fields are Reserved and must not be accessed.



Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Acces
PRT0DR	00	RW		40	#	ASC10CR0*	80*	RW		C0	RW
PRT0IE	01	RW		41	W		81	RW		C1	RW
PRT0GS	02	RW		42	RW		82	RW		C2	RW
PRT0DM2	03	RW		43	#		83	RW		C3	RW
PRT1DR	04	RW		44	#	ASD11CR0*	84*	RW		C4	RW
PRT1IE						ASDITORO					
	05	RW		45	W		85	RW		C5	RW
PRT1GS	06	RW		46	RW		86	RW		C6	RW
PRT1DM2	07	RW		47	#		87	RW		C7	RW
PRT2DR	08	RW		48	#		88	RW	PWMVREF0	C8	#
PRT2IE	09	RW		49	W		89	RW	PWMVREF1	C9	#
PRT2GS	0A	RW		4A	RW		8A	RW	IDAC_MODE	CA	RW
PRT2DM2	0B	RW		4B	#		8B	RW	PWM_SRC	СВ	#
PRT3DR	0C	RW		4C	#		8C	RW	TS_CR0	CC	RW
									_		
PRT3IE	0D	RW		4D	W		8D	RW	TS_CMPH	CD	RW
PRT3GS	0E	RW		4E	RW		8E	RW	TS_CMPL	CE	RW
PRT3DM2	0F	RW		4F	#		8F	RW	TS_CR1	CF	RW
PRT4DR	10	RW	CSD0_DR0_L	50	R		90	RW	CUR PP	D0	RW
PRT4IE	11	RW	CSD0_DR1_L	51	W		91	RW	STK_PP	D1	RW
PRT4GS	12	RW	CSD0_CNT_L	52	R		92	RW	PRV PP	D2	RW
PRT4DM2		RW					93	RW	IDX_PP	D3	RW
- N I 4DIVIZ	13		CSD0_CR0	53	#					-	
	14	RW	CSD0_DR0_H	54	R		94	RW	MVR_PP	D4	RW
	15	RW	CSD0_DR1_H	55	W		95	RW	MVW_PP	D5	RW
	16	RW	CSD0_CNT_H	56	R		96	RW	I2C0_CFG	D6	RW
	17	RW	CSD0_CR1	57	RW		97	RW	I2C0_SCR	D7	#
	18	RW	CSD1_DR0_L	58	R		98	RW	I2C0_DR	D8	RW
	19	RW	CSD1_DR1_L	59	W		99	RW	I2C0_MSCR	D9	#
	1A	RW	CSD1_CNT_L	5A	R		9A	RW	INT_CLR0	DA	RW
	1B	RW	CSD1_CR0	5B	#		9B	RW	INT_CLR1	DB	RW
	1C	RW	CSD1_DR0_H	5C	R		9C	RW	INT_CLR2	DC	RW
	1D	RW	CSD1_DR1_H	5D	W		9D	RW	INT_CLR3	DD	RW
	1E	RW	CSD1_CNT_H	5E	R		9E	RW	INT_MSK3	DE	RW
	1F	RW	CSD_CR1	5F	RW		9F	RW	INT_MSK2	DF	RW
DBC00DR0	20	#	AMX_IN	60	RW		AO	1	INT_MSK0	E0	RW
			_						_		
DBC00DR1	21	W	AMUX_CFG	61	RW		A1		INT_MSK1	E1	RW
DBC00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBC00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBC01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RW
DBC01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RW
DBC01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0*	E6	RW
DBC01CR0	27	#		67	RW		A7		DEC_CR1*	E7	RW
			4 B 0 0 0 B					187	_		
DCC02DR0	28	#	ADC0_CR	68	#		A8	W	MUL0_X	E8	W
DCC02DR1	29	W	ADC1_CR	69	#		A9	W	MUL0_Y	E9	W
DCC02DR2	2A	RW	SADC_DH	6A	RW		AA	R	MUL0_DH	EA	R
DCC02CR0	2B	#	SADC_DL	6B	RW		AB	R	MUL0_DL	EB	R
DCC03DR0	2C	#	TMP_DR0	6C	RW		AC	RW	ACC0_DR1	EC	RW
DCC03DR1	2D	W	TMP_DR1	6D	RW		AD	RW	ACC0_DR0	ED	RW
									_		
DCC03DR2	2E	RW	TMP_DR2	6E	RW		AE	RW	ACC0_DR3	EE	RW
DCC03CR0	2F	#	TMP_DR3	6F	RW		AF	RW	ACC0_DR2	EF	RW
DBC10DR0	30	#		70	RW	RDI0RI	B0	RW	CPU A	F0	#
DBC10DR1	31	W		71	RW	RDI0SYN	B1	RW	CPU_T1	F1	#
DBC10DR2	32	RW	ACB00CR1*	72*	RW	RDI0IS	B2	RW	CPU_T2	F2	#
DBC10CR0	33	#	ACB00CR2*	73*	RW	RDI0LT0	B3	RW	CPU_X	F3	#
DBC11DR0	34	#		74	RW	RDI0LT1	B4	RW	CPU PCL	F4	#
DBC11DR1	35	W		75	RW	RDI0RO0	B5	RW	CPU_PCH	F5	#
DBC11DR2	36	RW	ACB01CR1*	76*	RW	RDI0RO1	B6	RW	CPU_SP	F6	#
DBC11CR0	37	#	ACB01CR2*	77*	RW	RDI0DSM	B7	RW	CPU_F	F7	l I
DCC12DR0	38	#		78	RW	RDI1RI	B8	RW	CPU_TST0	F8	RW
DCC12DR1	39	W		79	RW	RDI1SYN	B9	RW	CPU_TST1	F9	RW
DCC12DR2	3A	RW		7A	RW	RDI1IS	BA	RW	CPU_TST2	FA	RW
DCC12CR0	3B	#		7B	RW	RDI1LT0	BB	RW	CPU TST3	FB	#
DCC13DR0	3C	#		7C	RW	RDI1LT1	BC	RW	DAC1_D	FC	RW
JOO IJDINU		W		7D	RW	RDI1RO0	BD	RW	DAC0_D	FD	RW
DCC13DR1	3D	VV									
	3D 3E	RW		7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#

Document Number: 001-43084 Rev. \*W



Table 6. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)		Name	Addr (1,Hex)		Name	Addr (1,Hex)		Name	Addr (1,Hex)	
PRT0DM0	0	RW		40	RW	ASC10CR0*	80*	RW		C0	RW
PRT0DM1	1	RW		41	RW		81	RW		C1	RW
PRT0IC0	2	RW		42	RW		82	RW		C2	RW
PRT0IC1	3	RW		43			83	RW		C3	RW
PRT1DM0	4	RW		44	RW	ASD11CR0*	84*	RW		C4	RW
PRT1DM1	5	RW		45	RW		85	RW		C5	RW
PRT1IC0	6	RW		46	RW		86	RW		C6	RW
PRT1IC1	/	RW		47			87	RW		C7	RW
PRT2DM0	8	RW		48	RW		88	RW		C8	#
PRT2DM1	9	RW		49	RW		89	RW		C9	RW
PRT2IC0	0A	RW		4A	RW		8A	RW		CA	RW
PRT2IC1	0B	RW		4B	13307		8B	RW		СВ	RW
PRT3DM0	0C	RW		4C	RW		8C	RW		CC	#
PRT3DM1	0D	RW		4D	RW		8D	RW		CD	RW
PRT3IC0	0E	RW		4E	RW		8E	RW		CE	RW
PRT3IC1	0F	RW	7.58 AL3/2/213 A	4F	13387		8F	RW	CON ON IN	CF	RW
PRT4DM0	10	RW	CMP0CR1	50	RW		90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	CMP0CR2	51	RW		91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	VINANENSSS	52	RW		92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW	VDAC50CR0	53	RW		93	RW	GDI_E_OU	D3	RW
	14	RW	CMP1CR1	54	RW		94	RW		D4	RW
	15	RW	CMP1CR2	55	RW		95	RW		D5	RW
	16	RW		56	RW		96	RW		D6	RW
	17	RW	VDAC51CR0	57	RW		97	RW		D7	RW
	18	RW	CSCMPCR0	58	#		98	RW	MUX_CR0	D8	RW
	19	RW	CSCMPGOEN	59	RW		99	RW	MUX_CR1	D9	RW
	1A	RW	CSLUTCR0	5A	RW		9A	RW	MUX_CR2	DA	RW
	1B	RW	CMPCOLMUX	5B	RW		9B	RW	MUX_CR3	DB	RW
	1C	RW	CMPPWMCR	5C	RW		9C	RW	DAC_CR1#	DC	RW
	10	RW	CMPFLICR	5D	RW		9D	RW	OSC_GO_EN	DD	RW
	1E	RW	CMPCLK1	5E	RW		9E	RW	OSC_CR4	DE	RW
	1F	RW	CMPCLK0	5F	RW		9F	RW	OSC_CR3	DF	RW
DBC00FN	20	RW	CLK_CR0	60	RW	GDI_O_IN_CR	A0	RW	OSC_CR0	E0	RW
DBC00IN	21	RW	CLK_CR1	61	RW	GDI_E_IN_CR	A1	RW	OSC_CR1	E1	RW
DBC00OU	22	RW	ABF_CR0	62	RW	GDI_O_OU_CR	A2	RW	OSC_CR2	E2	RW
DBC00CR1	23	RW	AMD_CR0	63	RW	GDI_E_OU_CR	A3	RW	VLT_CR	E3	RW
DBC01FN	24	RW	CMP_GO_EN	64	RW	RIC_H	A4	RW	VLT_CMP	E4	R
DBC01IN	25	RW	CMP_GO_EN1	65	RW	RTC_M	A5	RW	ADC0_TR*	E5	RW
DBC01OU	26	RW	AMD_CR1	66	RW	RTC_S	A6	RW	ADC1_TR*	E6	RW
DBC01CR1	27	RW	ALT_CR0	67	RW	RTC_CR	A7	RW	V2BG_TR	E7	RW
DCC02FN	28	RW	ALT_CR1	68	RW	SADC_CR0	A8	RW	IMO_TR	E8	W
DCC02IN	29	RW	CLK_CR2	69	RW	SADC_CR1	A9	RW	ILO_TR	E9	W
DCC02OU	2A	RW		6A	RW	SADC_CR2	AA	RW	BDG_TR	EA	RW
DBC02CR1	2B	RW	CLK_CR3	6B	RW	SADC_CR3TRIM	AB	RW	ECO_TR	EB	W
DCC03FN	2C	RW	TMP_DR0	6C	RW	SADC_CR4	AC	RW	MUX_CR4	EC	RW
DCC03IN	2D	RW	TMP_DR1	6D	RW	12C0_AD	AD	RW	MUX_CR5	ED	RW
DCC03OU	2E	RW	TMP_DR2	6E	RW		AE	RW	MUX_CR6	EE	RW
DBC03CR1	2F	RW	TMP_DR3	6F	RW		AF	RW	MUX_CR7	EF	RW
DBC10FN	30	RW		70	RW	RDI0RI	B0	RW	CPU A	F0	#
DBC10IN	31	RW		71	RW	RDI0SYN	B1	RW	CPU_I1	F1	#
DBC10OU	32	RW	ACB00CR1*	72	RW	RDIOIS	B2	RW	CPU_T2	F2	#
DBC10CR1	33	RW	ACB00CR2*	73	RW	RDI0LT0	В3	RW	CPU_X	F3	#
DBC11FN	34	RW		74	RW	RDI0LI1	B4	RW	CPU_PCL	F4	#
DBC11IN	35	RW		75	RW	RDI0RO0	B5	RW	CPU_PCH	F5	#
DBC11OU	36	RW	ACB01CR1*	76*	RW	RDI0RO1	B6	RW	CPU_SP	F6	#
DBC11CR1	37	RW	ACB01CR2*	77*	RW	RDIODSM	В7	RW	CPU_F	F7	I
DCC12FN	38	RW		78	RW	RDI1RI	B8	RW	FLS_PR0	F8	RW
DCC12IN	39	RW		79	RW	RDI1SYN	В9	RW	FLS TR	F9	W
DCC12OU	3A	RW		7A	RW	RDI11S	ВА	RW	FLS_PR1	FA	RW
DBC12CR1	3B	RW		7B	RW	RDI1LT0	BB	RW		FB	
DCC13FN	3C	RW		7C	RW	RDI1LT1	BC	RW	FAC_CR0	FC	SW
							1013	1310/	13 8 7 3 7 31 373 77		RW
DCC13IN	3D	RW		7U	RW	RDI1RO0	BD	RW	DAC_CR0#	FD	
	3D 3E 3F	RW RW		7D 7E 7F	RW RW	RDI1RO1 RDI1DSM	BE BF	RW RW	CPU_SCR0 CPU_SCR0	FE FF	#

Document Number: 001-43084 Rev. \*W



## **Electrical Specifications**

This section presents the DC and AC electrical specifications of this PSoC device family. For the latest electrical specifications, check the most recent data sheet by visiting http://www.cypress.com.

Specifications are valid for  $-40~^{\circ}C \le T_A \le 85~^{\circ}C$  and  $T_J \le 100~^{\circ}C$ , except where noted. Specifications for devices running at greater than 12 MHz are valid for  $-40~^{\circ}C \le T_A \le 70~^{\circ}C$  and  $T_J \le 82~^{\circ}C$ .




Figure 5. Voltage versus Operating Frequency



## **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 7. Absolute Maximum Ratings** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	-	+100	°C	Higher storage temperatures reduce data retention time
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See Package label	°C	
T <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	_	+85	°C	
Vdd	Supply voltage on Vdd relative to Vss	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC input voltage	Vss - 0.5	-	Vdd + 0.5	V	
$V_{IOz}$	DC voltage applied to tristate	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	_	+50	mA	
ESD	Electr static discharge voltage	2000	_	_	V	Human Body Model ESD
LU	Latch up current	_	-	200	mA	

## **Operating Temperature**

**Table 8. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	_	+85	°C	
TJ	Junction temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Table 30 on page 28. The user must limit the power consumption to comply with this requirement.



## **DC Electrical Characteristics**

DC Chip Level Specifications

Table 9 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and – 40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C, and are for design guidance only, unless specified otherwise.

Table 9. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply voltage	3.0	_	5.25	V	See Table 17 on page 19
I <sub>DD</sub>	Supply current	I	7	12	mA	Conditions are Vdd = 5.0 V, 25°C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz VC2 = 93.75 kHz VC3 = 93.75 kHz
I <sub>DD3</sub>	Supply current	_	4	7	mA	Conditions are Vdd = $3.3 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$ , CPU = $3 ^{\circ}\text{MHz}$ $48 ^{\circ}\text{MHz} = \text{Disabled}$ VC1 = $1.5 ^{\circ}\text{MHz}$ , VC2 = $93.75 ^{\circ}\text{kHz}$ VC3 = $93.75 ^{\circ}\text{kHz}$
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT <sup>[8]</sup>	_	3	6.5	μА	Conditions are with internal slow speed oscillator, Vdd = 3.3 V -40°C <= T <sub>A</sub> <= 55°C
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature <sup>[8]</sup>	_	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3 \text{ V}$ 55 °C < $T_A$ <= $85 \text{ °C}$
I <sub>SBXTL</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal <sup>[8]</sup>	_	4	7.5	μА	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3 V, -40 °C <= T <sub>A</sub> <= 55 °C
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature <sup>[8]</sup>	_	5	26	μА	Conditions are with properly loaded, 1μW max, 32.768 kHz crystal. Vdd = 3.3 V, 55 °C < T <sub>A</sub> <= 85 °C
$V_{REF}$	Reference Voltage (Bandgap)	1.275	1.3	1.325	V	Trimmed for appropriate Vdd

#### Note

Document Number: 001-43084 Rev. \*W

<sup>8.</sup> Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



## DC GPIO Specifications

Table 10 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and – 40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only, unless otherwise specified.

Table 10. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub> <sup>[9]</sup>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	Vdd – 1.0	Ι	-	V	I <sub>OH</sub> = 10 mA, Vdd = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I <sub>OH</sub> budget
V <sub>OL</sub>	Low output level	_	ı	0.75	V	I <sub>OL</sub> = 25 mA, Vdd = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined I <sub>OL</sub> budget.
I <sub>OH</sub>	High level source current	10	_	_	mA	$V_{OH} = Vdd - 1.0 V$ , see the limitations of the total current in the note for $V_{OH}$ .
I <sub>OL</sub>	Low level sink current	25	_	_	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the note for $V_{OL}$ .
V <sub>IL</sub> [9]	Input Low level	_	_	0.8	V	Vdd = 3.0 to 5.25
V <sub>IH</sub> <sup>[9]</sup>	Input High level	2.1	_		V	Vdd = 3.0 to 5.25
V <sub>H</sub> <sup>[9]</sup>	Input hysterisis	_	60	-	mV	
I <sub>IL</sub> <sup>[9]</sup>	Input leakage (absolute value)	_	1	-	nA	Gross tested to 1 μA
C <sub>IN</sub> [9]	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C

#### Note

<sup>9.</sup> The DC GPIO specifications apply to the XRES pin as well.



## DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{\text{A}} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{\text{A}} \le 85~^{\circ}\text{C}$  respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 11. 5 V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	-	2.5	15	mV	
000/1	Average input offset voltage drift	-	10	_	μV/°C	
I <sub>EBOA</sub> <sup>[10]</sup>	Input leakage current (Port 0 Analog Pins)	_	200	_	pА	Gross tested to 1 μA
C <sub>INOA</sub>	Input capacitance (Port 0 Analog Pins)	_	4.5	9.5		Package and pin dependent. Temp = 25 °C
V <sub>CMOA</sub>	Common mode Voltage Range	0.0	_	Vdd - 1	V	

Table 12. 3.3 V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
000/1	Average input offset voltage drift	_	10	_	μV/°C	
I <sub>EBOA</sub> <sup>[10]</sup>	Input leakage current (Port 0 Analog Pins)	_	200	_	pА	Gross tested to 1 μA
C <sub>INOA</sub>	Input capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
$V_{CMOA}$	Common mode voltage range	0	_	Vdd – 1	V	

#### DC IDAC Specifications

The following table lists the guaranteed maximum and minimum specifications for automotive A-grade and E-grade devices. Unless otherwise noted, all specifications in the table apply to A-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C, or 3.0 V to 3.6 V and -40 °C to 85 °C. Unless otherwise noted, all specifications in the table also apply to E-grade devices for the voltage and temperature ranges of: 4.75 V to 5.25 V and -40 °C to 85 °C. Typical parameters apply to 5 V and 3.3 V at 25 °C, unless specified otherwise, and are for design guidance only.

Table 13. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC <sub>GAIN</sub>	IDAC gain	_	75.4	218	nA/bit	IDAC gain at 1x current gain
		_	335	693	nA/bit	IDAC gain at 4x current gain
		_	1160	2410	nA/bit	IDAC gain at 16x current gain
		_	2340	5700	nA/bit	IDAC gain at 32x current gain
	Monotonicity	No	-	_	-	IDAC gain is non-monotonous at step intervals of (0x10)
IDAC <sub>GAIN_VAR</sub>	IDAC gain variation over temperature –40 °C to 85 °C	_	3.22	_	nA	at 1x current gain
		_	18.1	_	nA	at 4x current gain
		_	59.9	_	nA	at 16x current gain
		_	120	_	nA	at 32x current gain
I <sub>IDAC</sub>	IDAC current at maximum code	_	19.2	_	μΑ	at 1x current gain
	(0xFF)	_	85.4	_	μA	at 4x current gain
		_	295	_	μΑ	at 16x current gain
		_	596	-	μΑ	at 32x current gain

#### Note

Document Number: 001-43084 Rev. \*W

<sup>10.</sup> Atypical behavior: I<sub>EBOA</sub> of Port 0 Pin 0 is below 1 nA at 25 °C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.



## DC Low Power Comparator Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$  respectively. Typical parameters apply to 5 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 14. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	_	Vdd – 1	V	
V <sub>OSLPC</sub>	LPC voltage offset	_	2.5	30	mV	

## SAR10 ADC DC Specifications

Table 15 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 15. SAR10 ADC DC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>adcvref</sub>	Reference voltage at pin P2[5] when configured as ADC reference voltage	3.0	-	5.25	V	When V <sub>REF</sub> is buffered inside ADC, the voltage level at P2[5] (when configured as ADC reference voltage) must be always maintained to be at least 300 mV less than the chip supply voltage level on Vdd pin. (V <sub>adcvref</sub> < Vdd)
l <sub>adcvref</sub>	Current when P2[5] is configured as ADC V <sub>REF</sub>	-	-	0.5	mA	Disables the internal voltage reference buffer
INL at 10 bits	Integral Nonlinearity	-2.5	_	2.5	LSB	For V <sub>DD</sub> ≥ 3.0 V and Vref ≥ 3.0 V
		-5.0	_	5.0	LSB	For V <sub>DD</sub> < 3.0 V or Vref < 3.0 V
DNL at 10 bits	Differential Nonlinearity	-1.5	_	1.5	LSB	For V <sub>DD</sub> ≥ 3.0 V and Vref ≥ 3.0 V
		-4.0	_	4.0	LSB	For V <sub>DD</sub> < 3.0 V or Vref < 3.0 V
SPS [11]	Sample per second	-	_	150	ksps	Resolution 10 bits

#### Note

Document Number: 001-43084 Rev. \*W Page 18 of 40

<sup>11.</sup> Errata: When ADC is operated in free running mode, for a constant input voltage output of ADC can have a variation of up to 7LSB. This can be resolved by using the averaging technique or by disabling the free running mode before reading the data and enabling again after reading the data. For more information, see "Errata" on page 35.



## DC Analog Mux Bus Specifications

Table 16 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$  or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 16. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>SW</sub>	Switch Resistance to Common Analog Bus	_	_	400	Ω	Vdd ≥ 3.00
$R_{gnd}$	Resistance of Initialization Switch to gnd	_	_	800	Ω	

## DC POR and LVD Specifications

Table 17 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Table 17. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR1</sub> V <sub>PPOR2</sub>	Vdd Value for PPOR Trip PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.82 4.55	2.95 4.70	V	Vdd must be greater than or equal to 3.0 V during startup, reset from the XRES pin, or reset from Watchdog.
V <sub>LVD2</sub> V <sub>LVD3</sub> V <sub>LVD4</sub> V <sub>LVD5</sub> V <sub>LVD6</sub> V <sub>LVD7</sub>	Vdd Value for LVD Trip VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.95 3.06 4.37 4.50 4.62 4.71	3.02 3.13 4.48 4.64 4.73 4.81	3.09 3.20 4.55 4.75 4.83 4.95	V V V V	



## DC Programming Specifications

Table 18 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 18. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{\mathrm{DDP}}$	V <sub>DD</sub> for programming and erase	4.5	5.0	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	3.0	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	3.0	_	5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply Current during Programming or Verify	_	5	25	mA	
V <sub>ILP</sub>	Input Low Voltage during Programming or Verify	_	-	0.8	V	
V <sub>IHP</sub>	Input High Voltage during Programming or Verify	2.2	-	_	V	
I <sub>ILP</sub>	Input Current when Applying V <sub>ILP</sub> to P1[0] or P1[1] during Programming or Verify	_	-	0.2	mA	Driving internal pull down resistor
I <sub>IHP</sub>	Input Current when Applying V <sub>IHP</sub> to P1[0] or P1[1] during Programming or Verify	_	-	1.5	mA	Driving internal pull down resistor
V <sub>OLV</sub>	Output Low Voltage during Programming or Verify	_	-	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage during Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block) <sup>[13]</sup>	50,000	ı	_	ı	Erase/write cycles per block
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>[12]</sup>	1,800,000	_	_	-	Erase/write cycles
Flash <sub>DR</sub>	Flash Data Retention	10	-	_	Years	

## DC I<sup>2</sup>C Specifications

Table 19 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 19. DC I<sup>2</sup>C Specifications

Parameter	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub> <sup>[14]</sup>	Input low level	_	1	$0.3 \times V_{DD}$	V	$3.0~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V}$
		_	1	$0.25 \times V_{DD}$	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub> <sup>[14]</sup>	Input high level	$0.7 \times V_{DD}$	1	_	V	$3.0 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

#### Note

<sup>12.</sup> A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

ever sees more than 50,000 cycles). For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

<sup>13.</sup> The 50,000 cycle Flash endurance per block is guaranteed only if the Flash operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V 14. All GPIOs meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO specifications sections. The I<sup>2</sup>C GPIO pins also meet the above specs.



## **AC Electrical Characteristics**

AC Chip Level Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 20. 5 V and 3.3 V AC Chip-Level Specifications

Symbol	Description	Min	Min(%)	Тур	Max	Max(%)	Units	Notes
F <sub>IMO24</sub> [15]	Internal Main Oscillator Frequency for 24 MHz	22.8	-	24	25.2 <sup>[16, 17, 18]</sup>	_	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 5 on page 13. SLIMO mode = 0 < 85.
F <sub>IMO6</sub>	Internal Main Oscillator Frequency for 6 MHz	5.5	8	6	6.5 [16, 17, 18]	8	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 5 on page 13. SLIMO mode = 0 < 85.
F <sub>CPU1</sub>	CPU Frequency (5 V Nominal)	0.089	-	24	24.6 <sup>[16, 17]</sup>	_	MHz	24 MHz only for SLIMO mode = 0.
F <sub>CPU2</sub>	CPU Frequency (3.3 V Nominal)	0.089	_	12	12.3 <sup>[17, 18]</sup>	_	MHz	SLIMO mode = 0.
F <sub>BLK5</sub>	Digital PSoC Block Frequency (5 V Nominal)	0	_	48	49.2 <sup>[16, 17, 19]</sup>	_	MHz	Refer to Table 24 on page 23.
F <sub>BLK33</sub>	Digital PSoC Block Frequency (3.3 V Nominal)	0	_	24	24.6 <sup>[17, 19]</sup>	-	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	-	32	85	-	kHz	
F <sub>32KU</sub>	Untrimmed Internal Low Speed Oscillator Frequency	5	-	_	100	_	kHz	The ILO is not adjusted with the factory trim values until after the CPU starts running. See the "System Resets" section in the Technical Reference Manual.
T <sub>XRES</sub>	External Reset Pulse Width	10	_	-	-	_	μs	This specification refers to the minimum pulse width required to achieve complete device Reset. Shorter pulse widths may cause undefined chip behavior.
DC24M	24 MHz Duty Cycle	40	_	50	60	_	%	
DC <sub>ILO</sub>	Internal Low Speed Oscillator Duty Cycle	20	_	50	80	-	%	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output	-	-	_	12.3	-	MHz	
SR <sub>POWERUP</sub>	Power supply slew rate	_	-	-	250	_	V/ms	Vdd slew rate during power up.
T <sub>POWERUP</sub>	Time from end of POR to CPU executing code	-	-	_	100	_	ms	
tjit_IMO <sup>[20]</sup>	24 MHz IMO cycle-to-cycle jitter (RMS)	-	-	200	700	-	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	_	300	900	-	ps	N = 32
	24 MHz IMO period jitter (RMS)	_	-	100	400	-	ps	
tjit_PLL <sup>[20]</sup>	24 MHz IMO cycle-to-cycle jitter (RMS)	-	_	200	800	-	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	_	_	300	1200	-	ps	N = 32
	24 MHz IMO period jitter (RMS)	_	-	100	700	_	ps	

<sup>15.</sup> Errata: When the device is operated within 0 °C to 70 °C, the frequency tolerance is reduced to ±2.5%, but if operated at extreme temperature (below 0 °C or above 70 °C), frequency tolerance deviates from ±2.5% to ±5%. For more information, see "Errata" on page 35.

<sup>16.</sup> Valid only for 4.75 V < Vdd < 5.25 V. 17. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

<sup>18. 3.0</sup> V < Vdd < 3.6 V.

<sup>19.</sup> Refer to the individual user module data sheets for information on maximum frequencies for user modules.
20. Refer to Cypress Jitter Specifications, Understanding Datasheet Jitter Specifications for Cypress Timing Products for more information.




## AC GPIO Specifications

Table 21 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 21. 5 V and 3.3 V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	_	12	MHz	Normal Strong Mode
TRiseF	Rise time, normal strong mode, Cload = 50 pF	3	_	18	ns	Vdd = 4.5 to 5.25 V, 10% to 90%
TFallF	Fall time, normal strong mode, Cload = 50 pF	2	_	18	ns	Vdd = 4.5 to 5.25 V, 10% to 90%
TRiseS	Rise time, slow strong mode, Cload = 50 pF	7	27	_	ns	Vdd = 3 to 5.25 V, 10% to 90%
TFallS	Fall time, slow strong mode, Cload = 50 pF	7	22	-	ns	Vdd = 3 to 5.25 V, 10% to 90%

Figure 6. GPIO Timing Diagram



#### AC Operational Amplifier Specifications

Table 22 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 22. AC Operational Amplifier Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
$T_{COMP}$	Comparator Mode Response Time, 50 mV			100	ns	$Vdd \ge 3.0 V$

## AC Low Power Comparator Specifications

Table 23 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V at 25  $^{\circ}\text{C}$  and are for design quidance only.

**Table 23. AC Low Power Comparator Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RLPC</sub>	LPC response time	_	_	50		≥ 50 mV overdrive comparator reference set within V <sub>REFLPC</sub>

Document Number: 001-43084 Rev. \*W



## AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V, at 25 °C and are for design guidance only.

Table 24. AC Digital Block Specifications

Block Input Clock Frequency	Function	Description	Min	Тур	Max	Units	Notes
Timer	All functions	Block Input Clock Frequency					
Timer		Vdd ≥ 4.75 V	_	-	50.4 <sup>[21]</sup>	MHz	
No Capture, Vdd ≥ 4.75 V		Vdd < 4.75 V	-	-	25.2 <sup>[21]</sup>	MHz	
No Capture, Vdd < 4.75 V	Timer	Input Clock Frequency			•		
With Capture		No Capture, Vdd ≥ 4.75 V	-	-	50.4 <sup>[21]</sup>	MHz	
Capture Pulse Width   50 22    ns		No Capture, Vdd < 4.75 V	_	_	25.2 <sup>[21]</sup>	MHz	
Input Clock Frequency		With Capture	_	_	25.2 <sup>[21]</sup>	MHz	
No Enable Input, Vdd ≥ 4.75 V		Capture Pulse Width	50 <sup>[22]</sup>	-	_	ns	1
No Enable Input, Vdd < 4.75 V	Counter	Input Clock Frequency					
With Enable Input		No Enable Input, Vdd ≥ 4.75 V	_	_	50.4 <sup>[21]</sup>	MHz	
Enable Input Pulse Width   50 22  ns		No Enable Input, Vdd < 4.75 V	_	_	25.2 <sup>[21]</sup>	MHz	
Dead Band   Asynchronous Restart Mode		With Enable Input	_	_	25.2 <sup>[21]</sup>	MHz	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Enable Input Pulse Width	50 <sup>[22]</sup>	_	_	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Dead Band	Kill Pulse Width					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Asynchronous Restart Mode		_	_	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Synchronous Restart Mode	50 <sup>[22]</sup>	-	_	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Disable Mode	50 <sup>[22]</sup>	-	_	ns	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Input Clock Frequency					
$ \begin{array}{c} \text{CRCPRS} \\ \text{(PRS Mode)} \end{array} \begin{array}{c} \text{Input Clock Frequency} \\ \hline \forall \text{Vdd} \geq 4.75 \ \text{V} \\ \hline \forall \text{Vdd} < 4.75 \ \text{V} \\ \hline \end{aligned} \begin{array}{c} - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - $		Vdd ≥ 4.75 V	_	_	50.4 <sup>[21]</sup>	MHz	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Vdd < 4.75 V	-	-	25.2 <sup>[21]</sup>	MHz	
$ \begin{array}{ c c c c c }\hline Vdd < 4.75 \ V & - & - & 25.2^{[21]} \ MHz \\\hline \hline Vdd < 4.75 \ V & - & - & 25.2^{[21]} \ MHz \\\hline \hline CRCPRS (CRC Mode) \\\hline SPIM & Input Clock Frequency & - & - & 8.4^{[21]} \ MHz \\\hline SPIS & Input Clock (SCLK) Frequency & - & - & 4.2^{[21]} \ MHz \\\hline \hline Width of SS_Negated Between Transmissions & 50^{[22]} \ - & - & ns \\\hline \hline Transmitter & Input Clock Frequency \\\hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline Vdd < 4.75 \ V, 1 \ Stop \ Bit & - & - & 25.2^{[21]} \ MHz \\\hline \hline Receiver & Input Clock Frequency \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline Vdd \geq 4.75 \ V, 1 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\\hline \hline \end{tabular}$		Input Clock Frequency					
$ \begin{array}{ c c c c c } \hline CRCPRS & Input Clock Frequency & - & - & 25.2^{[21]} & MHz \\ \hline SPIM & Input Clock Frequency & - & - & 8.4^{[21]} & MHz \\ \hline SPIS & Input Clock (SCLK) Frequency & - & - & 4.2^{[21]} & MHz \\ \hline SPIS & Input Clock (SCLK) Frequency & - & - & 4.2^{[21]} & MHz \\ \hline Width of SS_Negated Between Transmissions & 50^{[22]} & - & - & ns \\ \hline Transmitter & Input Clock Frequency & & & & & & \\ \hline Vdd \geq 4.75 \text{ V}, 2 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd < 4.75 \text{ V}, 1 \text{ Stop Bit} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 2 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 2 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 2 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 2 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 2 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 50.4^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\ \hline Vdd \geq 4.75 \text{ V}, 1 \text{ Stop Bits} & - & - & 25.2^{[21]} & MHz \\$	(PRS Mode)	Vdd ≥ 4.75 V	_	_	50.4 <sup>[21]</sup>	MHz	
$ \begin{array}{ c c c c c } \hline (CRC \ Mode) & & & & & & & & & \\ \hline SPIM & Input \ Clock \ Frequency & - & - & 8.4^{[21]} & MHz \\ \hline SPIS & Input \ Clock \ (SCLK) \ Frequency & - & - & 4.2^{[21]} & MHz \\ \hline SPIS & Input \ Clock \ (SCLK) \ Frequency & - & - & 4.2^{[21]} & MHz \\ \hline Width \ of \ SS_Negated \ Between \ Transmissions & 50^{[22]} \ - & - & ns \\ \hline Transmitter & Input \ Clock \ Frequency & & & The input \ clock \ is the \ SPI \ SCLK \ in \ SPIS \ mode. \\ \hline Transmitter & Vdd \ge 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd < 4.75 \ V, 1 \ Stop \ Bit & - & - & 25.2^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 2 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 1 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 1 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 1 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 1 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 1 \ Stop \ Bits & - & - & 50.4^{[21]} \ MHz \\ \hline Vdd \ge 4.75 \ V, 1 \ Stop \ Bits & - & - & 25.2^{[21]} \ MHz \\ \hline \end{array}$		Vdd < 4.75 V	1	-	25.2 <sup>[21]</sup>	MHz	
$SPIS \qquad \begin{array}{ l c c c c c c c c c c c c c c c c c c $	CRCPRS (CRC Mode)	Input Clock Frequency	_	ı		MHz	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SPIM	Input Clock Frequency	_	-	8.4 <sup>[21]</sup>	MHz	frequency is equal to the input
Transmitter	SPIS	Input Clock (SCLK) Frequency	_	-	4.2 <sup>[21]</sup>	MHz	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Width of SS_Negated Between Transmissions	50 <sup>[22]</sup>	-	_	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Transmitter	Input Clock Frequency			I.		The baud rate is equal to the input
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Vdd ≥ 4.75 V, 2 Stop Bits	_	_	50.4 <sup>[21]</sup>	MHz	clock frequency divided by 8.
Receiver Input Clock Frequency $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Vdd ≥ 4.75 V, 1 Stop Bit	-	-	25.2 <sup>[21]</sup>	MHz	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Vdd < 4.75 V	_	_	25.2 <sup>[21]</sup>	MHz	
Vdd ≥ 4.75 V, 2 Stop Bits       —       —       30.4 Minz         Vdd ≥ 4.75 V, 1 Stop Bit       —       —       25.2 <sup>[21]</sup> MHz	Receiver	Input Clock Frequency			ı	1	
, i		Vdd ≥ 4.75 V, 2 Stop Bits	_	_	50.4 <sup>[21]</sup>	MHz	clock frequency divided by 8.
Vdd < 4.75 V – – 25.2 <sup>[21]</sup> MHz		Vdd ≥ 4.75 V, 1 Stop Bit	_	_	25.2 <sup>[21]</sup>	MHz	1
		Vdd < 4.75 V	_	_	25.2 <sup>[21]</sup>	MHz	

## Notes

<sup>21.</sup> Accuracy derived from IMO with appropriate trim for V<sub>DD</sub> range.
22. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



## AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 25. 5 V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	_	24.6	MHz	
_	High Period	20.6	_	5300	ns	
_	Low Period	20.6	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

Table 26. 3.3 V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1	0.093	ı	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater	0.186	1	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	41.7	-	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7	ı	1	ns	
_	Power Up IMO to Switch	150	1	-	μS	

## SAR10 ADC AC Specifications

Table 27 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. SAR10 ADC AC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Freq <sub>3</sub>	Input clock frequency 3 V	_	-	2.7	MHz	
Freq <sub>5</sub>	Input clock frequency 5 V	_	_	2.7	MHz	

Document Number: 001-43084 Rev. \*W



## AC Programming Specifications

Table 28 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and – 40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, or 3.3 V at 25 °C and are for design guidance only.

**Table 28. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	_	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	_	_	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
F <sub>SCLK3</sub>	Frequency of SCLK3	0	_	6	MHz	V <sub>DD</sub> < 3.6 V
T <sub>ERASEB</sub>	Flash Erase Time (Block)	_	10	_	ms	
T <sub>WRITE</sub>	Flash Block Write Time	_	40	_	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	_	_	55	ns	3.6 < Vdd; at 30 pF Load
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	_	_	65	ns	3.0 ≤ Vdd ≤ 3.6; at 30 pF Load
T <sub>ERASEALL</sub>	Flash Erase Time (Bulk)	_	40	_	ns	
T <sub>PROGRAM_HOT</sub>	Flash Block Erase + Flash Block Write Time	_	_	100	ms	
T <sub>PROGRAM_COLD</sub>	Flash Block Erase + Flash Block Write Time	_	_	200	ms	



## AC I<sup>2</sup>C Specifications

Table 29 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , and 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 29. AC Characteristics of the  $I^2C$  SDA and SCL Pins for Vdd  $\geq 3.0$  V

Symbol	Description	Standa	rd Mode	Fast	Mode	Units	Notes
Syllibol	Description	Min	Max	Min	Max	Ullits	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	-	μS	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	_	1.3	_	μS	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS	
T <sub>SUSTAI2C</sub>	Setup Time for a Repeated START Condition	4.7	_	0.6	_	μS	
T <sub>HDDATI2C</sub>	Data Hold Time	0	_	0	1	μS	
T <sub>SUDATI2C</sub>	Data Setup Time	250	_	100 <sup>[23]</sup>	1	ns	
T <sub>SUSTOI2C</sub>	Setup Time for STOP Condition	4.0	_	0.6	ı	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	-	μS	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the Input Filter	_	_	0	50	ns	




Figure 7. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus

#### Note

<sup>23.</sup> A Fast-Mode I2C-bus device may be used in a Standard-Mode I2C-bus system, but the requirement T<sub>SUDATI2C</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + T<sub>SUDATI2C</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



## **Packaging Information**

Figure 8. 28-pin SOIC (0.713 × 0.300 × 0.0932 Inches) Package Outline, 51-85026






Figure 9. 44-pin TQFP (10 x 10 x 1.4 mm) A44S Package Outline, 51-85064

## 44 Lead Thin Plastic Quad Flatpack 10 X 10 X 1.4mm





NOTE:

- 1. JEDEC STD REF MS-026
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85064 \*G



## Thermal Impedances

Table 30. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[25]</sup>
28-pin SOIC	68 °C/W
44-pin TQFP	61 °C/W

## **Solder Reflow Specifications**

Table 31 shows the solder reflow temperature limits that must not be exceeded.

**Table 31. Solder Reflow Specifications** 

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C
28-pin SOIC	260 °C	30 seconds
44-pin TQFP	260 °C	30 seconds


## **Ordering Information**

The following table lists the key package features and ordering codes of this PSoC device family.

Table 32. PSoC Device Family Key Features and Ordering Information

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-pin SOIC	CY8C21345-24SXI	8	512B	–40 °C to +85 °C	4	6	24	24 <sup>[24]</sup>	0	Υ
28-pin SOIC (Tape and Reel)	CY8C21345-24SXIT	8	512B	−40 °C to +85 °C	4	6	24	24 <sup>[24]</sup>	0	Υ
28-pin SOIC	CY8C22345-24SXI	16	1K	−40 °C to +85 °C	8	6	24	24 <sup>[24]</sup>	0	Υ
28-pin SOIC (Tape and Reel)	CY8C22345-24SXIT	16	1K	−40 °C to +85 °C	8	6	24	24 <sup>[24]</sup>	0	Υ
44-pin TQFP	CY8C22545-24AXI	16	1K	−40 °C to +85 °C	8	6	38	38 <sup>[24]</sup>	0	Υ
44-pin TQFP (Tape and Reel)	CY8C22545-24AXIT	16	1K	–40 °C to +85 °C	8	6	38	38 <sup>[24]</sup>	0	Υ

## **Ordering Code Definitions**



#### Note

24. Ten direct inputs. 25.  $T_J = T_A + POWER \times \theta_{JA}$ 



## Acronyms

Table 33 lists the acronyms that are used in this document.

Table 33. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MAC	multiply-accumulate
ADC	analog-to-digital converter	MCU	microcontroller unit
API	application programming interface	MIPS	million instructions per second
CMOS	complementary metal oxide semiconductor	PCB	printed circuit board
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
CSD	CapSense sigma delta	POR	power on reset
СТ	continuous time	PPOR	precision power on reset
DAC	digital-to-analog converter	PRS	pseudo-random sequence
DC	direct current	PSoC <sup>®</sup>	Programmable System-on-Chip
DNL	differential nonlinearity	PWM	pulse width modulator
ECO	external crystal oscillator	QFN	quad flat no leads
EEPROM	electrically erasable programmable read-only memory	RTC	real time clock
FSK	frequency-shift keying	SAR	successive approximation
GPIO	general-purpose I/O	SC	switched capacitor
I/O	input/output	SLIMO	slow IMO
ICE	in-circuit emulator	SOIC	small-outline integrated circuit
IDE	integrated development environment	SPI™	serial peripheral interface
IDAC	current DAC	SRAM	static random access memory
ILO	internal low speed oscillator	SROM	supervisory read only memory
IMO	internal main oscillator	SSOP	shrink small-outline package
INL	integral nonlinearity	TQFP	thin quad flat pack
IrDA	infrared data association	UART	universal asynchronous receiver / transmitter
ISSP	in-system serial programming	USB	universal serial bus
LPC	low power comparator	WDT	watchdog timer
LSB	least-significant bit	XRES	external reset
LVD	low voltage detect		1

## **Reference Documents**

CY8C22x45 and CY8C21345 PSoC® Programmable System-on-Chip $^{TM}$  Technical Reference Manual (TRM) (001-48461) Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Understanding Datasheet Jitter Specifications for Cypress Timing Products



## **Document Conventions**

#### Units of Measure

Table 34 lists the units of measures.

Table 34. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
kB	1024 bytes	mV	millivolts
°C	degree Celsius	nA	nanoampere
kHz	kilohertz	ns	nanosecond
kΩ	kilohm	W	ohm
LSB	least significant bit	%	percent
MHz	megahertz	pF	picofarad
μA	microampere	ps	picosecond
μs	microsecond	sps	samples per second
μV	microvolt	pA	pikoampere
mA	milliampere	V	volts
mm	millimeter	μW	microwatts
ms	millisecond	W	watt

## **Numeric Conventions**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

## Glossary

bandgap reference

bandwidth

active high 1.	A logic signal having	its asserted state as the
----------------	-----------------------	---------------------------

2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks.

These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more

These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

logic 1 state.

analog-to-digital A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts (ADC) a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.

API (Application A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

1. The frequency range of a message or information processing system measured in hertz.

2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU\_F register, is set to '1'.

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows the user to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

Document Number: 001-43084 Rev. \*W



duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

flash An electrically programmable and erasable, non-volatile technology that provides users with the programmability

and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power

is off.

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash

space that may be protected. A Flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

1<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated

Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on

serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect (LVD)

M8C

A circuit that senses Vdd and provides an interrupt to the system when Vdd falls below a selected threshold.

An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the Flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.



microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked loop (PLL)

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative to a reference

signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

power on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

reset.

PSoC<sup>®</sup> Cypress Semiconductor's PSoC<sup>®</sup> is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand.

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device allowing users to store and retrieve data at a

high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains

unchanged until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code,

operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 $V_{DD}$  A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



## **Errata**

This section describes the errata for the CY8C21x45, CY8C22x45 family of PSoC devices. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

#### Part Numbers Affected

Part Number	Device Characteristics
CY8C21345	All Variants
CY8C22345	All Variants
CY8C22545	All Variants

## CY8C21x45, CY8C22x45 Qualification Status

Product Status: In Production

#### **Errata Summary**

The following table defines the errata applicable for this PSoC family device.

Items	Part Number	Silicon Revision	Fix Status
Free Running Nonstop Reading cause 7 LSB Pseudo Code Variation in SAR10ADC	All CY8C21x45, CY8C22x45 devices affected		Silicon fix not planned. Use workaround.
Internal Main Oscillator (IMO)     Tolerance Deviation at Temperature     Extremes	All CY8C21x45, CY8C22x45 devices affected		Silicon fix not planned. Use workaround.

#### 1. Free Running Nonstop Reading cause 7 LSB Pseudo Code Variation in SAR10ADC

#### **■ Problem Definition**

In free running mode, there can be a variation of up to 7 LSB in the digital output of SAR10 ADC.

## ■ Parameters Affected

Code Variation. This is not a specified parameter.

It is defined as the number of unique output codes generated by the ADC for a given constant input voltage, in addition to the correct code. For example, for an input voltage of 2.000 V, the expected code is 190hex and the ADC generates three codes: 191hex, 190hex, and 192hex. The code variation is 2 LSB.

#### ■ Trigger Condition(S)

SAR10 ADC is configured in the free running mode. When ADC is operated in free running mode, for a constant input voltage output of ADC can have a variation of up to 7LSB. This can be resolved by using the averaging technique or by disabling the free running mode before reading the data and enabling again after reading the data.

## ■ Scope of Impact

Inaccurate output is possible.

#### **■** Workaround

This issue can be averted by using one or both of the following workarounds. Consult a Cypress representative for additional assistance.

- ☐ Use the averaging technique. That is, take multiple samples of the input, and use a digital averaging filter.
- □ Disable the free running mode before reading data out, and enable the free running mode after completing the read operation.

#### **■ Fix Status**

No silicon fix is planned.



## 2. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

## ■ Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

#### ■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

#### ■ Trigger Condiiton(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the datasheet limit of  $\pm 2.5\%$  when operated beyond the temperature range of 0 to  $\pm 70$  °C.

#### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

## ■ Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

#### **■ Fix Status**

The cause of this problem and its solution has been identified. No silicon fix is planned to correct the deficiency in silicon.



## **Document History Page**

Document Title: CY8C21345/CY8C22345/CY8C22545, PSoC® Programmable System-on-Chip Document Number: 001-43084				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2251907	PMP / AESA	See ECN	New data sheet.
*A	2506377	EIJ / AESA	See ECN	Changed data sheet status to "Preliminary". Changed part numbers to CY8C22x45. Updated data sheet template. Added 56-Pin OCD information. Added: "You must put filters on intended AD input channels for anti-aliasing. This ensures that any out-of-band content is not folded into the Input Signal Band." To Section Analog System on page 4 Corrected Minimum Electro Static Discharge Voltage in Table 7 on page 14
*B	2558750	PMP / AESA	08/28/2008	Updated Features on page 1, PSoC Core on page 3, Analog System on page Changed DBB to DBC, and DCB to DCC in Register Tables Table 5 on page 11 and Table 6 on page 12. Removed INL at 8 bit reference in Table 15 on page 18. Changed IDD3 value Table 17 on page 19 Typ:3.3 mA, Max 6 mA Added "3.0 V < Vdd < 3.6 V and -40C < $T_A$ < 85C, IMO can guarantee 5% accuracy only" to Table 20 on page 21. Updated data sheet template.
*C	2606793	NUQ / AESA	11/19/2008	Updated data sheet status to "Final". Updated block diagram on page 1. Removed CY8C22045 56-Pin OCD information. Added part numbers CY8C21345, CY8C22345, and CY8C22545. For more details, see CDT 31271.
*D	2615697	PMP / AESA	12/03/2008	Confirmed CY8C22345 and CY8C21345 have same pinout on page 8. Confirmed that IMO has 5% accuracy in Table 20 on page 21.
*E	2631733	PMP / PYRS	01/07/2009	Updated Table 16. SAR10 ADC DC Specifications and Table 29 AC Programming Specifications. Title changed to "CY8C21345, CY8C22345, CY8C22545 PSoC® Programmable System-on-Chip™"
*F	2648800	JHU / AESA	01/28/2009	Updated INL, DNL information in Table 15 on page 18, Development Tools of page 6, and T <sub>DSCLK</sub> parameter in Table 28 on page 25.
*G	2658078	HMI / AESA	02/11/2009	Updated section Features on page 1.
*H	2667311	JHU / AESA	03/16/2009	Added parameter " $F_{32KU}$ " and added Min% and Max % to parameter " $F_{IMO}$ in Table 20 on page 21, according to updated SLIMO spec.
*	2748976	JZHU / PYRS	08/06/2009	Updated F <sub>32K1</sub> max rating in Table 20 on page 21.
*J	2786560	JZHU	10/23/2009	Added DC <sub>ILO</sub> , T <sub>ERASEALL</sub> , T <sub>PROGRAM_HOT</sub> , T <sub>PROGRAM_COLD</sub> , SR <sub>POWERUP</sub> , I <sub>OH</sub> , and I <sub>OL</sub> parameters. Added Tape and Reel parts in Ordering Information table
*K	2901653	NJF	03/30/2010	Updated PSoC Designer Software Subsystems. Added T <sub>BAKETIMP</sub> and T <sub>BAKETIME</sub> parameters in Absolute Maximum Rating Modified Note 6 on page 17. Added F <sub>OUT48M</sub> parameter in 5 V and 3.3 V AC Chip-Level Specifications. Removed AC Analog Mux Bus Specifications. Updated Ordering Code Definitions. Updated links in Sales, Solutions, and Legal Information.
*L	3114978	NJF	12/19/10	Added DC I <sup>2</sup> C Specifications. Added Tjit_IMO specification, removed existing jitter specifications. Updated DC Programming Specifications. Updated AC Digital Block Specifications. Updated I <sup>2</sup> C Timing Diagram. Added Solder Reflow Peak Temperature table. Updated Units of Measure, Acronyms, Glossary, and References sections.



## **Document History Page** (continued)

	ocument Title: CY8C21345/CY8C22345/CY8C22545, PSoC <sup>®</sup> Programmable System-on-Chip ocument Number: 001-43084				
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*M	3231771	BOBH / ECU	04/18/11	Updated analog inputs column in Table 32 on page 28 and included reference to Note 24.  Updated the following sections: Getting Started, Development Tools, and Designing with PSoC Designer as all the System level designs have been de-emphasized.  Updated Table 31, "Solder Reflow Specifications," on page 28.  Updated package diagrams: 51-85026 to *F 51-85064 to *E	
*N	3578757	PMAD	04/11/2012	Removed reference to AN2012 as the document is in obsolete status. Updated template. No technical updates. Completing sunset review.	
*O	3598230	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".	
*P	3915358	SAMP	02/27/2013	Updated Electrical Specifications (Updated DC Electrical Characteristics (Updated DC GPIO Specifications (Updated Table 10 (Updated Notes for $V_{OH}$ and $V_{OL}$ parameters)))).	
*Q	3959550	SAMP	04/09/2013	Added Errata.	
*R	4081559	PMAD	07/30/2013	Added Errata footnotes (Note 1, 11, 15).  Updated Features: Added Note 1 and referred the same note in ±5% under "Precision, programmable clocking".  Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated SAR10 ADC DC Specifications: Added Note 11 and referred the same note in SPS parameter. Updated AC Electrical Characteristics: Updated AC Chip Level Specifications: Added Note 15 and referred the same note in F <sub>IMO24</sub> parameter.  Updated Packaging Information: spec 51-85026 – Changed revision from *F to *G.  Updated in new template.	
*S	4416752	RAHU	06/26/2014	Updated Pinouts: Updated CY8C22345, CY8C21345 28-pin SOIC: Updated Note 6. Updated CY8C22545 44-pin TQFP: Updated Table 3: Replaced "TC" with "ISSP" in description of pin 16 and pin 18.  Updated Packaging Information: spec 51-85026 – Changed revision from *G to *H. spec 51-85064 – Changed revision from *E to *F.	



## **Document History Page** (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*T	4473295	MSUR	08/13/2014	Updated Getting Started: Updated description. Updated Application Notes: Updated Development Kits: Updated Development Kits: Updated Description.  Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC GPIO Specifications: Updated Table 10: Added Note 9 and referred the same note in Table 10. Updated AC Electrical Characteristics: Updated AC Chip Level Specifications: Updated AC Chip Level Specifications: Updated Table 20: Renamed T <sub>XRST</sub> as T <sub>XRES</sub> and added details in "Notes" column for the same parameter. Removed F <sub>OUT48M</sub> parameter and its details.
*U	4515350	MSUR	09/26/2014	Updated Electrical Specifications: Updated DC Electrical Characteristics: Added DC IDAC Specifications. Updated DC GPIO Specifications: Updated Table 10: Removed reference of Note 9 from table caption. Referred Note 9 in R <sub>PD</sub> , V <sub>IL</sub> , V <sub>IH</sub> , V <sub>H</sub> , I <sub>IL</sub> , C <sub>IN</sub> parameters.
*V	4599794	DIMA	12/17/2014	Updated Pinouts: Updated CY8C22345, CY8C21345 28-pin SOIC: Updated Table 2: Added Note 5 and referred the same note in description of pin 9 and pin 14. Updated CY8C22545 44-pin TQFP: Updated Table 3: Added Note 7 and referred the same note in caption of Table 3.
*W	5733894	DIMA	05/12/2017	Updated Packaging Information Changed Spec 51-85064 from *F to *G. Updated Cypress Logo and Copyright.



## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

ARM® Cortex® Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

## **Cypress Developer Community**

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-43084 Rev. \*W Revised May 11, 2017 Page 40 of 40