Features

- Fast Read Access Time 45 ns
- Low-Power CMOS Operation
 - 100 µA Max Standby
- 30 mA Max Active at 5 MHz
- JEDEC Standard Packages
 - 40-lead PDIP
 - 44-lead PLCC
 - 40-lead VSOP
- Direct Upgrade from 512K (AT27C516) EPROM
- 5V ± 10% Power Supply
- High-Reliability CMOS Technology
 - 2000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 μs/Word (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial and Automotive Temperature Ranges
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT27C1024 is a low-power, high-performance 1,048,576 bit one-time programmable read-only memory (OTP EPROM) organized 64K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16- and 32-bit microprocessor systems.

In read mode, the AT27C1024 typically consumes 15 mA. Standby mode supply current is typically less than 10 $\mu A.$

The AT27C1024 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and VSOP packages. The device features two-line control (\overline{CE} , \overline{OE}) to eliminate bus contention in high-speed systems.

With high density 64K word storage capability, the AT27C1024 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's AT27C1024 have additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



1-Megabit (64K x 16) OTP EPROM

AT27C1024







2. Pin Configurations

Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

2.1 40-lead PDIP Top View

		$\overline{\mathbf{\nabla}}$		1
VPP 🗆	1		40	□ vcc
CE 🗆	2		39	D PGM
015 🗆	3		38	□ NC
014 🗆	4		37	🗆 A15
O13 🗆	5		36	🗆 A14
012 🗆	6		35	🗆 A13
011 🗆	7		34	🗆 A12
O10 🗆	8		33	🗆 A11
O9 🗆	9		32	🗆 A10
O8 🗆	10		31	🗆 A9
GND 🗆	11		30	🗆 GND
07 🗆	12		29	🗆 A8
O6 🗆	13		28	🗆 A7
05 🗆	14		27	🗆 A6
04 🗆	15		26	🗆 A5
O3 🗆	16		25	🗆 A4
O2 🗆	17		24	🗆 A3
01 🗆	18		23	🗆 A2
O0 🗆	19		22	🗆 A1
OE 🗆	20		21	🗆 A0
				J

2.3 44-lead PLCC Top View

	_	013	014	015			NC					□ A14	
0 4 0 F	(_	9	5	4	ო	N	-	4	\$	42	4	6	
012 🗆	11						0					39	A13
011 🗆	8											38	🗆 A12
010 🗆	9											37	D A11
O9 🗆	10)										36	D A10
08 🗆	11	1										35	🗆 A9
GND 🗆	12	2										34	🗅 GND
NC 🗆	13	3										33	□ мс
07 🗆	14	1										32	🗆 A8
O6 🗆	15	5										31	🗆 A7
O5 🗆	16	6										30	🗆 A6
04 🗆	17	7 _{co}	6	0	-	2	e	4	ю	ŝ	~	₂ 9	🗆 A5
		÷	÷	20	Ň	22	23	24	25	26	27	58	
		Ш			Ц	Ш	U.					Ц 	
		ő	02	õ	8	삥	Z	Ā	A1	A	A3	A4	


2.2 40-lead VSOP Top View – Type 1

	((
A9 🗖	1 ())	40 🗖 GND
A10 🖂	2		39 🗖 A8
A11 🗔	3		38 🗀 A7
A12 🗔	4		37 🗖 A6
A13 🗔	5		36 🗀 A5
A14 🗔	6		35 🗔 A4
A15 🗔	7		34 🗀 A3
	8		33 🗀 A2
PGM 🖂	9		32 🗀 A1
VCC 🖂	10		31 🗀 A0
VPP 🖂	11		30 🗀 OE
CE 🖂	12		29 🗖 00
015 🗔	13		28 🔲 01
014 🗔	14		27 🗖 A2
013 🗔	15		26 🔲 O3
012	16		25 🔲 04
011 🖂	17		24 🔲 O5
O10 🗔	18		23 🗖 06
O9 🗔	19		22 🔲 07
O8 🗔	20 ((21 🗖 GND
))	

3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute Maximum Ratings*

Temperature Under Bias55°C to + 125°C	*NOTICE:	Stresses bey mum Ratings
Storage Temperature		device. This i operation of
Voltage on Any Pin with Respect to Ground2.0V to + 7.0V ⁽¹⁾		tions beyond tions of this s absolute may
Voltage on A9 with Respect to Ground2.0V to + 14.0V ⁽¹⁾		periods may
V _{PP} Supply Voltage with Respect to Ground2.0V to + 14.0V ⁽¹⁾		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.





6. Operating Modes

Mode/Pin	CE	ŌĒ	PGM	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	X ⁽¹⁾	Ai	Х	D _{OUT}
Output Disable	х	V _{IH}	Х	Х	Х	High Z
Standby	V _{IH}	Х	Х	Х	X ⁽⁵⁾	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	V _{PP}	D _{IN}
PGM Verify	V _{IL}	V _{IL}	V _{IH}	Ai	V _{PP}	D _{OUT}
PGM Inhibit	V _{IH}	Х	Х	Х	V _{PP}	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	х	$\begin{array}{l} A9 = V_{H}^{(3)} \\ A0 = V_{IH} \text{ or } V_{IL} \\ A1 - A15 = V_{IL} \end{array}$	V _{cc}	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to Programming Characteristics.

3. $V_{\rm H} = 12.0 \pm 0.5 V.$

4. Two identifier words may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.

5. Standby V_{CC} current (I_{SB}) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in I_{SB} .

7. DC and AC Operating Conditions for Read Operation

		AT270	C1024
		-45	-70
	Ind.	-40° C - 85° C	-40° C - 85° C
Operating Temp. (Case)	Auto.		
V _{CC} Power Supply		5V ± 10%	5V ± 10%

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
	Input Load Current		Ind.		±1	μA
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}	Auto.		±5	μA
	Output Lookogo Current		Ind.		±5	μA
ILO	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}	Auto.		±10	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾⁾ Read/Standby Current	$V_{PP} = V_{CC}$			10	μA
	V _{CC} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC}$	± 0.3V		100	μA
I _{SB}		I_{SB2} (TTL), \overline{CE} = 2.0 to	V _{CC} + 0.5V		1	mA
I _{cc}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA	$\overline{CE} = V_{IL}$		30	mA
VIL	Input Low Voltage			-0.6	0.8	V
V _{IH}	Input High Voltage			2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA		2.4		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .


2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.

9. AC Characteristics for Read Operation

			AT27C1024			
			-45	-	70	
Symbol	Parameter Conc	ition Min	Мах	Min	Мах	Units
t _{ACC} ⁽¹⁾	Address to Output Delay $\overline{CE} =$	OE = V _{IL}	45		70	ns
t _{CE} ⁽¹⁾	\overline{CE} to Output Delay \overline{OE} =	V _{IL}	45		70	ns
t _{OE} ⁽¹⁾	\overline{OE} to Output Delay \overline{CE} =	V _{IL}	20		25	ns
t _{DF} ⁽¹⁾	OE or CE High to Output Float, Whichever	Occurred First	20		25	ns
t _{OH}	Output Hold from Address, CE or OE, Whi Occurred First	chever 7		7		ns

Note: 1. See AC Waveforms for Read Operation.

10. AC Waveforms for Read Operation⁽¹⁾



- Notes: 1. Timing measurement reference level is 1.5V for -45. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
 - 3. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 4. This parameter is only sampled and is not 100% tested.
 - 5. Output float is defined as the point when data is no longer driven.






11. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$


Symbol	Тур	Мах	Units	Conditions
C _{IN}	4	10	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

12. Input Test Waveforms and Measurement Levels




13. Output Test Load





14. Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
 - 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 - When programming the AT27C1024 a 0.1 μF capacitor is required across V_{PP} and ground to suppress sputious voltage transients.

15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V$

			Li	mits	
Symbol	Parameter	Test Conditions	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		30	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V





16. AC Programming Characteristics

 $T_{A} = 25 \pm 5^{\circ} \, C, \, V_{CC} = 6.5 \pm 0.25 V, \, V_{PP} = 13.0 \pm 0.25 V$

			Lir	nits	
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time		2		μs
t _{CES}	CE Setup Time		2		μs
t _{OES}	OE Setup Time	Input Rise and Fall Times	2		μs
t _{DS}	Data Setup Time	(10% to 90%) 20 ns	2		μs
t _{AH}	Address Hold Time	Input Pulse Levels	0		μs
t _{DH}	Data Hold Time	0.45V to 2.4V	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾		0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level 0.8V to 2.0V	2		μs
t _{VCS}	V _{CC} Setup Time	0.00 10 2.00	2		μs
t _{PW}	PGM Program Pulse Width ⁽³⁾	Output Timing Reference Level	95	105	μs
t _{OE}	Data Valid from OE	0.8V to 2.0V		150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.


3. Program Pulse width tolerance is 100 $\mu sec \pm 5\%.$

17. Atmel's AT27C1024 Integrated Product Identification Code

		Pins						Hex			
Codes	A0	015-08	07	O 6	05	04	O 3	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

18. Rapid Programming Algorithm

A 100 μ s PGM pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s PGM pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







19. Ordering Information

19.1 Standard Package

t _{ACC}	I _{CC} (mA)					
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
			AT27C1024-45JI	44J	Industrial	
45	30	0.1	AT27C1024-45PI	40P6	(-40° C to 85° C)	
			AT27C1024-45VI	40V ⁽¹⁾		
			AT27C1024-70JI	44J	Industrial	
70	30	0.1	AT27C1024-70PI	40P6	(-40° C to 85° C)	
			AT27C1024-70VI	40V ⁽¹⁾		

Note:

Not recommended for new designs. Use Green package option.


19.2 Green Package (Pb/Halide-free)

tacc	t _{ACC} I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
45	30	0.1	AT27C1024-45JU AT27C1024-45PU	44J 40P6	Industrial (-40° C to 85° C)
70	30	0.1	AT27C1024-70JU AT27C1024-70PU	44J 40P6	Industrial (-40° C to 85° C)

Note: 1. The 40-lead VSOP package is not recommended for new designs.

	Package Type
44J	44-Lead, Plastic J-Leaded Chip Carrier (PLCC)
40P6	40-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
40V	40-Lead, Plastic Thin Small Outline Package (VSOP) 10 x 14 mm


20. Packaging Information








20.2 40P6 - PDIP



20.3 40V – VSOP







Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support eprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.