#### **Features**

- Fast Read Access Time 70 ns
- Low Power CMOS Operation
  - 100 µA Max Standby
  - 30 mA Max Active at 5 MHz
- JEDEC Standard Packages
  - 32-lead PDIP
  - 32-lead PLCC
  - 32-lead TSOP
- 5V ±10% Supply
- High Reliability CMOS Technology
  - 2000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 µs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
- Industrial Temperature Range
- Green (Pb/Halide-free) Packaging Option

#### 1. Description

The AT27C040 chip is a low-power, high-performance, 4,194,304-bit one-time programmable read-only memory (OTP EPROM) organized as 512K by 8 bits. The AT27C040 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption, and fast programming. Power consumption is typically 8 mA in active mode and less than  $10~\mu\text{A}$  in standby mode.

The AT27C040 is available in a choice of industry-standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC and TSOP packages. The device features two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to eliminate bus contention in high-speed systems.

Atmel's AT27C040 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu s/byte$ . The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



4-Megabit (512K x 8) OTP EPROM

AT27C040







### 2. Pin Configurations

Pin Name	Function
A0 - A18	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable


#### 2.1 32-lead PDIP Top View



#### 2.3 32-lead PLCC Top View




#### 2.2 32-lead TSOP Top View



#### 3. Switching Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the  $V_{CC}$  and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the  $V_{CC}$  and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

#### 4. Block Diagram



### 5. Absolute Maximum Ratings\*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V
Voltage on A9 with Respect to Ground	2.0V to +14.0V
V <sub>PP</sub> Supply Voltage with Respect to Ground	2.0V to +14.0V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **Operating Modes**

Mode/Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Outputs
Read	V <sub>IL</sub>	$V_{IL}$	Ai	X <sup>(1)</sup>	D <sub>OUT</sub>
Output Disable	Х	V <sub>IH</sub>	X	Х	High Z
Standby	V <sub>IH</sub>	Х	Х	Х	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	V <sub>PP</sub>	D <sub>IN</sub>
PGM Verify	Х	V <sub>IL</sub>	Ai	V <sub>PP</sub>	D <sub>OUT</sub>
PGM Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>PP</sub>	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$A9 = V_H^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A18 = V_{IL}$	Х	Identification Code

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .
  - 2. Refer to Programming Characteristics
  - 3.  $V_H = 12.0 \pm 0.5V$ .
  - 4. Two identifier bytes may be selected. All Ai inputs are held low  $(V_{IL})$ , except A9 which is set to  $V_H$  and A0 which is toggled low  $(V_{IL})$  to select the Manufacturer's Identification byte and high  $(V_{IH})$  to select the Device Code byte.

## **DC and AC Operating Conditions for Read Operation**

	AT27C040-70	AT27C040-90
Industrial Operating Temperature (Case)	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5V ± 10%	5V ±10%

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μΑ
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ
	V (1) Chandley Comment	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
I <sub>SB</sub>	V <sub>CC1</sub> <sup>(1)</sup> Standby Current	$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 


2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ 

## 9. AC Characteristics for Read Operation

			AT27C040				
				70		90	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(1)</sup>	Address to Output Delay	CE = OE = V <sub>IL</sub>		70		90	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay	OE = V <sub>IL</sub>		70		90	ns
t <sub>OE</sub> <sup>(1)</sup>	OE to Output Delay	CE = V <sub>IL</sub>		30		35	ns
t <sub>DF</sub> <sup>(1)</sup>	OE or CE High to Output Float, Whichever Occurred First			20		20	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , White First	0		0		ns	

Note: 1. See AC Waveforms for Read Operation

# 10. AC Waveforms for Read Operation<sup>(1)</sup>




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .
- 3.  $\overline{\text{OE}}$  may be delayed up to  $t_{ACC}$   $t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






## 11. Input Test Waveforms and Measurement Levels



## 12. Output Test Load




## 13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ} C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

# 14. Programming Waveforms<sup>(1)</sup>



Notes: 1. The Input Timing Reference is 0.8V for  $V_{\rm IL}$  and 2.0V for  $V_{\rm IH}$ .

- 2.  $t_{\text{OE}}$  and  $t_{\text{DFP}}$  are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C040 a 0.1  $\mu$ F capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.





### 15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ 

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.7	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	CE = V <sub>IL</sub>		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V

### 16. AC Programming Characteristics

 $T_A = 25 \pm 5$ °C,  $V_{CC} = 6.5 \pm 0.25$ V,  $V_{PP} = 13.0 \pm 0.25$ V

			Lin			
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units	
AS	Address Setup Time		2		μs	
OES	OE Setup Time		2		μs	
DS	Data Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns	2		μs	
AH	Address Hold Time	(1071100071) = 110	0		μs	
DH	Data Hold Time	Input Pulse Levels:  0.45V to 2.4V	2		μs	
DFP	OE High to Output Float Delay <sup>(2)</sup>	0.450 to 2.40	0	130	ns	
VPS	V <sub>PP</sub> Setup Time	Input Timing Reference Level:	2		μs	
vcs	V <sub>CC</sub> Setup Time	0.8V to 2.0V	2		μs	
PW	CE Program Pulse Width <sup>(3)</sup>	Output Timing Reference Level:	95	105	μs	
OE	Data Valid from $\overline{OE^{(2)}}$	0.8V to 2.0V		150	ns	
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns	

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ 

## 17. Atmel's AT27C040 Integrated Product Identification Code


	Pins									
Codes	Α0	07	<b>O</b> 6	<b>O</b> 5	04	О3	O2	01	00	Hex Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

<sup>2.</sup> This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

<sup>3.</sup> Program Pulse width tolerance is 100 µsec  $\pm 5\%.$ 

#### 18. Rapid Programming Algorithm

A 100  $\mu s$   $\overline{CE}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100  $\mu s$   $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0V and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







# 19. Ordering Information

### 19.1 Standard Package

	I <sub>CC</sub> (mA)				
t <sub>ACC</sub> (ns)	Active	Standby	Ordering Code	Package	Operation Range
			AT27C040-70JI	32J	Industrial
70	30	0.1	AT27C040-70PI	32P6	(-40° C to 85° C)
			AT27C040-70TI	32T	(-40 C to 85 C)
			AT27C040-90JI	32J	Industrial
90	30	0.1	AT27C040-90PI	32P6	
			AT27C040-90TI	32T	(-40° C to 85° C)

Note:

Not recommended for new designs. Use Green package option.


### 19.2 Green Package Option (Pb/Halide-free)

	I <sub>CC</sub> (mA)				
t <sub>ACC</sub> (ns)	Active	Standby	Ordering Code	Package	Operation Range
			AT27C040-70JU	32J	Industrial
70	30	0.1	AT27C040-70PU	32P6	(-40° C to 85° C)
			AT27C040-70TU	32T	(-40 0 10 83 0)
			AT27C040-90JU	32J	Industrial
90	30	0.1	AT27C040-90PU	32P6	(-40° C to 85° C)
			AT27C040-90TU	32T	(-40 C to 85 C)

Package Type		
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)	
32P6	32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
32T	32-lead, Plastic Thin Small Outline Package (TSOP)	

### 20. Package Information

#### 20.1 32J - PLCC



Notes:


- 1. This package conforms to JEDEC reference MS-016, Variation AE.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

### COMMON DIMENSIONS

(Unit of Measure = mm)

MIN	NOM	MAX	NOTE
3.175	_	3.556	
1.524	_	2.413	
0.381	_	_	
12.319	_	12.573	
11.354	_	11.506	Note 2
9.906	_	10.922	
14.859	_	15.113	
13.894	_	14.046	Note 2
12.471	_	13.487	
0.660	_	0.813	
0.330	_	0.533	
	1.270 TYF	)	
	3.175 1.524 0.381 12.319 11.354 9.906 14.859 13.894 12.471 0.660 0.330	3.175 - 1.524 - 0.381 - 12.319 - 11.354 - 9.906 - 14.859 - 13.894 - 12.471 - 0.660 - 0.330 -	3.175     -     3.556       1.524     -     2.413       0.381     -     -       12.319     -     12.573       11.354     -     11.506       9.906     -     10.922       14.859     -     15.113       13.894     -     14.046       12.471     -     13.487       0.660     -     0.813

10/04/01





DRAWING NO. REV.






#### 20.2 32P6 - PDIP







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion.

Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

#### **COMMON DIMENSIONS**


(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.826	
A1	0.381	_	ı	
D	41.783	_	42.291	Note 1
E	15.240	_	15.875	
E1	13.462	_	13.970	Note 1
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
еВ	15.494	_	17.526	
е	2.540 TYP			

09/28/01

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	<b>32P6</b> , 32-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	32P6	В

#### 20.3 32T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

0.05	-	1.20	
0.05			
	_	0.15	
0.95	1.00	1.05	
19.80	20.00	20.20	
18.30	18.40	18.50	Note 2
7.90	8.00	8.10	Note 2
0.50	0.60	0.70	
0.25 BASIC			
0.17	0.22	0.27	
0.10	_	0.21	
0.50 BASIC			
	19.80 18.30 7.90 0.50 0.17 0.10	19.80 20.00 18.30 18.40 7.90 8.00 0.50 0.60 0.25 BASIO 0.17 0.22 0.10 –	19.80 20.00 20.20 18.30 18.40 18.50 7.90 8.00 8.10 0.50 0.60 0.70 0.25 BASIC 0.17 0.22 0.27 0.10 - 0.21

10/18/01

AIIIEL San	5 Orchard Parkway Jose, CA 95131
------------	-------------------------------------

TITLE
32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline
Package, Type I (TSOP)

DRAWING NO.	REV.
32T	В





#### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

France

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

Technical Support eprom@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.