

PIC12(L)F1501 Data Sheet

8-Pin Flash, 8-Bit Microcontrollers

*8-bit, 8-pin devices protected by Microchip's Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-765-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



8-Pin Flash, 8-Bit Microcontrollers

High-Performance RISC CPU:

- · C Compiler Optimized Architecture
- Only 49 Instructions
- 1K Words Linear Program Memory Addressing
- · 64 bytes Linear Data Memory Addressing
- · Operating Speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
 - Two full 16-bit File Select Registers (FSRs)
 - FSRs can read program and data memory

Flexible Oscillator Structure:

- 16 MHz Internal Oscillator Block:
 - Factory calibrated to ±1%, typical
 - Software selectable frequency range from 16 MHz to 31 kHz
- 31 kHz Low-Power Internal Oscillator
- Three External Clock modes up to 20 MHz

Special Microcontroller Features:

- Operating Voltage Range:
 - 1.8V to 3.6V (PIC12LF1501)
- 2.3V to 5.5V (PIC12F1501)
- Self-Programmable under Software Control
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Programmable Low-Power Brown-Out Reset (LPBOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 1 ms to 256s
- Programmable Code Protection
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- Power-Saving Sleep mode:
 - Low-Power Sleep mode
 - Low-Power BOR (LPBOR)
- Integrated Temperature Indicator
- 128 Bytes High-Endurance Flash:
 - 100,000 write Flash endurance (minimum)

Low-Power Features (PIC12LF1501):

- Standby Current:
- 20 nA @ 1.8V, typical
- Watchdog Timer Current:
 200 nA @ 1.8V, typical
- Operating Current:
 - 30 μA/MHz @ 1.8V, typical

Peripheral Features:

- Analog-to-Digital Converter (ADC):
 - 10-bit resolution
 - 4 external channels
 - 2 internal channels:
 - Fixed Voltage Reference and DAC channels
 - Temperature Indicator channel
 - Auto acquisition capability
 - Conversion available during Sleep
- 1 Comparator:
 - Rail-to-rail inputs
 - Power mode control
 - Software controllable hysteresis
- · Voltage Reference module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - 1 rail-to-rail resistive 5-bit DAC with positive reference selection
- 6 I/O Pins (1 Input-only Pin):
 - High current sink/source 25 mA/25 mA
 - Individually programmable weak pull-ups
 - Individually programmable interrupt-on-change (IOC) pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Four 10-bit PWM modules
- 2 Configurable Logic Cell (CLC) modules:
 - 16 selectable input source signals
 - Four inputs per module
 - Software control of combinational/sequential logic/state/clock functions
 - AND/OR/XOR/D Flop/D Latch/SR/JK
 - External or internal inputs/outputs
 - Operation while in Sleep

Peripheral Features (Continued):

- Numerically Controlled Oscillator (NCO):
 - 20-bit accumulator
 - 16-bit increment
 - True linear frequency control
 - High-speed clock input
 - Selectable Output modes:
 - Fixed Duty Cycle (FDC) mode
 - Pulse Frequency (PF) mode
- · Complementary Waveform Generator (CWG):
 - 8 selectable signal sources
 - Selectable falling and rising edge dead-band control
 - Polarity control
 - 4 auto-shutdown sources
 - Multiple input sources: PWM, CLC, NCO

PIC12(L)F1501/PIC16(L)F150X Family Types

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	I/O's ⁽²⁾	10-bit ADC (ch)	Comparators	DAC	Timers (8/16-bit)	WMd	EUSART	MSSP (I ² C/SPI)	CWG	CLC	NCO	Debug ⁽¹⁾	XLP
PIC12(L)F1501	(1)	1024	64	6	4	1	1	2/1	4			1	2	1	Н	—
PIC16(L)F1503	(2)	2048	128	12	8	2	1	2/1	4		1	1	2	1	Н	—
PIC16(L)F1507	(3)	2048	128	18	12	_	_	2/1	4			1	2	1	Н	—
PIC16(L)F1508	(4)	4096	256	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Υ
PIC16(L)F1509	(4)	8192	512	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Y

Note 1: I - Debugging, Integrated on Chip; H - Debugging, Requires Debug Header.


2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

- 1: Future Product PIC12(L)F1501 Data Sheet, 8-Pin Flash, 8-bit Microcontrollers.
- 2: DS41607 PIC16(L)F1503 Data Sheet, 14-Pin Flash, 8-bit Microcontrollers.
- 3: DS41586 PIC16(L)F1507 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.
- 4: DS41609 PIC16(L)F1508/1509 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.

FIGURE 1: 8-PIN PDIP, SOIC, MSOP, DFN DIAGRAM FOR PIC12(L)F1501

PDIP, SOIC, MSOP, DFN



Note: See Table 1 for location of all peripheral functions.

IADE		-	IN ALLOU	-	1	()	··· /					
0/1	8-Pin PDIP/SOIC/MSOP/DFN	ADC	Reference	Comparator	Timer	OWG	NCO	כרכ	MWG	Interrupt	Pull-Up	Basic
RA0	7	AN0	DACOUT1	C1IN+	_	CWG1B ⁽¹⁾		CLC2IN1	PWM2	IOC	Y	ICSPDAT
RA1	6	AN1	VREF+	C1IN0-			NCO1 ⁽¹⁾	CLC2IN0	_	IOC	Y	ICSPCLK
RA2	5	AN2	DACOUT2	C10UT	TOCKI	CWG1A ⁽¹⁾ CWG1FLT	_	CLC1 ⁽¹⁾	PWM1	INT IOC	Y	_
RA3	4	-			T1G ⁽²⁾		—	CLC1IN0	_	IOC	Y	MCLR VPP
RA4	3	AN3		C1IN1-	T1G ⁽¹⁾	CWG1B ⁽²⁾		CLC1 ⁽²⁾	PWM3	IOC	Y	CLKOUT
RA5	2	—	-	_	T1CKI	CWG1A ⁽²⁾	NCO1 ⁽²⁾ NCO1CLK	CLC1IN1 CLC2	PWM4	IOC	Y	CLKIN
Vdd	1	—	—	—	—	—	—	—	—	—	—	Vdd
Vss	8	_	_	_	_	_	_	_	_	_	_	Vss

TABLE 1: 8-PIN ALLOCATION TABLE (PIC12(L)F1501)

Note 1: Default location for peripheral pin function. Alternate location can be selected using the APFCON register.

2: Alternate location for peripheral pin function selected by the APFCON register.

Table of Contents

1.0	Device Overview	9
2.0	Enhanced Mid-Range CPU	13
3.0	Memory Organization	15
4.0	Device Configuration	39
5.0	Oscillator Module	45
6.0	Resets	53
7.0	Interrupts	61
8.0	Power-Down Mode (Sleep)	75
9.0	Watchdog Timer	79
10.0	Flash Program Memory Control	83
11.0	I/O Ports	99
12.0	Interrupt-On-Change	105
13.0	Fixed Voltage Reference (FVR)	109
	Temperature Indicator Module	
15.0	Analog-to-Digital Converter (ADC) Module	113
16.0	Digital-to-Analog Converter (DAC) Module	127
17.0	Comparator Module	131
18.0	Timer0 Module	141
19.0	Timer1 Module with Gate Control	145
	Timer2 Module	
21.0	Pulse-Width Modulation (PWM) Module	161
22.0	Configurable Logic Cell (CLC)	
23.0	Numerically Controlled Oscillator (NCO) Module	183
24.0	Complementary Waveform Generator (CWG) Module	193
25.0	In-Circuit Serial Programming™ (ICSP™)	209
26.0	Instruction Set Summary	211
27.0	Electrical Specifications	225
28.0	DC and AC Characteristics Graphs and Charts	
29.0	Development Support	249
	Packaging Information	
	ndix A: Data Sheet Revision History	
	· · · · · · · · · · · · · · · · · · ·	
The I	/icrochip Web Site	275
	omer Change Notification Service	
	omer Support	
	er Response	
Produ	Juct Identification System	277

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:


1.0 DEVICE OVERVIEW


The PIC12(L)F1501 are described within this data sheet. They are available in 14-pin packages. Figure 1-1 shows a block diagram of the PIC12(L)F1501 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC12F1501	PIC12LF1501
Analog-to-Digital Converter (A	ADC)	•	•
Complementary Wave Generation	ator (CWG)	•	•
Digital-to-Analog Converter (I	DAC)	•	•
Fixed Voltage Reference (FV	R)	•	•
Numerically Controlled Oscilla	ator (NCO)	•	•
Temperature Indicator		•	•
Comparators			
	C1	٠	•
Configurable Logic Cell (CLC)		
	CLC1	٠	•
	CLC2	•	•
PWM Modules			
	PWM1	٠	•
	PWM2	•	•
	PWM3	•	•
	PWM4	•	•
Timers			
	Timer0	٠	•
	Timer1	•	•
	Timer2	•	•





Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN+/DACOUT1/	RA0	TTL	CMOS	General purpose I/O.
CWG1B ⁽¹⁾ /CLC2IN1/PWM2/	AN0	AN	—	A/D Channel input.
ICSPDAT	C1IN+	AN	_	Comparator positive input.
	DACOUT1		AN	Digital-to-Analog Converter output.
	CWG1B		CMOS	CWG complementary output.
	CLC2IN1	ST		Configurable Logic Cell source input.
	PWM2	_	CMOS	Pulse Width Module source output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/VREF+/C1IN0-/	RA1	TTL	CMOS	General purpose I/O.
NCO1 ⁽¹⁾ /CLC2IN0/ICSPCLK	AN1	AN	_	A/D Channel input.
	VREF+	AN	_	A/D Positive Voltage Reference input.
	C1IN0-	AN		Comparator negative input.
	NCO1		CMOS	Numerically Controlled Oscillator output.
	CLC2IN0	ST	_	Configurable Logic Cell source input.
	ICSPCLK	ST	_	ICSP™ Programming Clock.
RA2/AN2/C1OUT/DACOUT2/	RA2	ST	CMOS	General purpose I/O.
TOCKI/INT/PWM1/CLC1 ⁽¹⁾	AN2	AN	_	A/D Channel input.
CWG1A ⁽¹⁾ /CWG1FLT	C10UT		CMOS	Comparator output.
	DACOUT2	_	AN	Digital-to-Analog Converter output.
	TOCKI	ST	_	Timer0 clock input.
	INT	ST		External interrupt.
	PWM1	_	CMOS	Pulse Width Module source output.
	CLC1	_	CMOS	Configurable Logic Cell source output.
	CWG1A	_	CMOS	CWG complementary output.
	CWG1FLT	ST		Complementary Waveform Generator Fault input.
RA3/CLC1IN0/VPP/T1G ⁽²⁾ /MCLR	RA3	TTL	_	General purpose input.
	CLC1IN0	ST		Configurable Logic Cell source input.
	Vpp	ΗV		Programming voltage.
	T1G	ST	_	Timer1 Gate input.
	MCLR	ST		Master Clear with internal pull-up.
RA4/AN3/C1IN1-/CWG1B ⁽²⁾ /	RA4	TTL	CMOS	General purpose I/O.
CLC1 ⁽²⁾ /PWM3/CLKOUT/T1G ⁽¹⁾	AN3	AN		A/D Channel input.
	C1IN1-	AN		Comparator negative input.
	CWG1B		CMOS	CWG complementary output.
	CLC1	_	CMOS	Configurable Logic Cell source output.
	PWM3		CMOS	Pulse Width Module source output.
	CLKOUT	_	CMOS	Fosc/4 output.
	T1G	ST	—	Timer1 Gate input.

TABLE 1-2: PIC12(L)F1501 PINOUT DESCRIPTION

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Default location for peripheral pin function. Alternate location can be selected using the APFCON register.

2: Alternate location for peripheral pin function selected by the APFCON register.

TABLE 1-2: PIC12(L)F1501 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA5/CLKIN/T1CKI/CWG1A ⁽²⁾ /	RA5	TTL	CMOS	General purpose I/O.
NCO1 ⁽²⁾ /NCO1CLK/CLC1IN1/	CLKIN	CMOS	_	External clock input (EC mode).
CLC2/PWM4	T1CKI	ST	_	Timer1 clock input.
	CWG1A	—	CMOS	CWG complementary output.
	NCO1	ST	_	Numerically Controlled Oscillator output.
	NCO1CLK	ST	_	Numerically Controlled Oscillator Clock source input.
	CLC1IN1	ST	—	Configurable Logic Cell source input.
	CLC2	_	CMOS	Configurable Logic Cell source output.
	PWM4	_	CMOS	Pulse Width Module source output.
VDD	Vdd	Power		Positive supply.
Vss	Vss	Power	_	Ground reference.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Default location for peripheral pin function. Alternate location can be selected using the APFCON register.

2: Alternate location for peripheral pin function selected by the APFCON register.

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See Section 7.5 "Automatic Context Saving", for more information.

2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register and, if enabled, will cause a software Reset. See section **Section 3.4 "Stack"** for more details.


2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing**" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 26.0 "Instruction Set Summary**" for more details.





3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing $32K \times 14$ program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1).

TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory Size	Last Program Memory	High-Endurance Flash
	(Words)	Address	Memory Address Range ⁽¹⁾
PIC12F1501 PIC12LF1501	1,024	03FFh	0380h-03FFh

Note 1: High-Endurance Flash applies to the low byte of each address in the range.

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC12(L)F1501

	PC<14:0>]
RETUR	L, CALLW N, RETLW ot, RETFIE	
	Stack Level 0]
	Stack Level 1	
	•	
	Stack Level 15	
		1
	Reset Vector	0000h
	•	
	Interrupt Vector	0004h
On-chip Program -<	Deve 0	0005h
Memory	Page 0	03FFh
		0400h
	Rollover to Page 0	
	:	
	Rollover to Page 0	7FFFh

3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION
EXAMPLE 3-1.	RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	IDEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
RETLW	DATAO	;Index0	data
RETLW	DATA1	;Index1	data
RETLW	DATA2		
RETLW	data3		
my_function	on		
; LOI	S OF CODE.		
MOVLW	LOW cons	tants	
MOVWF	FSR1L		
MOVLW	HIGH con	stants	
MOVWF	FSR1H		
MOVIW	0[FSR1]		
; THE PROG	RAM MEMORY	IS IN W	

3.2 Data Memory Organization

The data memory is partitioned into 32 memory banks with 128 bytes in each bank. Each bank consists of (Figure 3-2):

- 12 core registers
- 20 Special Function Registers (SFR)
- · Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.5 "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper 7 bits of the address define the Bank address and the lower 5 bits select the registers/RAM in that bank.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-4.



Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
k0Bh or x8Bh	INTCON

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 26.0 "Instruction Set Summary").

Note 1: The <u>C and DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u			
_			TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾			
bit 7					•	•	bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is un	changed	x = Bit is unkr	own	-n/n = Value	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is se	et	'0' = Bit is clea	ared	q = Value de	pends on condit	ion				
bit 7-5	Unimplemer	nted: Read as ')'							
bit 4	TO: Time-Ou	ıt bit								
		ver-up, CLRWDT		r sleep instruc	tion					
		ime-out occurre	d							
bit 3	PD: Power-D									
	1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction									
bit 2	Z : Zero bit			1						
		It of an arithmet	ic or logic on	eration is zero						
		It of an arithmet			ero					
bit 1					SUBWF instruction	ons) ⁽¹⁾				
		but from the 4th								
	•	-out from the 4th								
bit 0	C: Carry/Bor	row bit ⁽¹⁾ (ADDW	F, ADDLW, SU	BLW, SUBWF in	structions) ⁽¹⁾					
		out from the Mos	0							
	0 = No carry-	-out from the Mo	ost Significan	t bit of the resu	lt occurred					
	For Borrow, the posecond operand. I									

bit of the source register.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See Section 3.5.2 "Linear Data Memory" for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-2: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for PIC12(L)F1501 are as shown in Table 3-3.

TABL	TABLE 3-3: I	PIC12	PIC12(L)F1501 MEMORY MAI	IORY	' MAP										
	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
4000		080h	F	100h		180h		200h		280h		300h		380h	
	Core Registers (Table 3-2)	٥.	Core Registers (Table 3-2)		Core Registers (Table 3-2)										
00Bh		08Bh	L	10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	h TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	I	30Ch	I	38Ch	I
00Dh		08Dh	н	10Dh		18Dh	Ι	20Dh	I	28Dh	Ι	30Dh	Ι	38Dh	Ι
00Eh	Ι	08Eh	- Ч	10Eh	Ι	18Eh	Ι	20Eh	I	28Eh	Ι	30Eh	1	38Eh	Ι
00Fh	Ι	08Fh		10Fh	Ι	18Fh	I	20Fh	I	28Fh	I	30Fh	I	38Fh	I
010h	Ι	4060		110h	Ι	190h	I	210h	I	290h	I	310h	I	390h	I
011h	PIR1	091h	h PIE1	111h	CM1CON0	191h	PMADRL	211h	Ι	291h		311h	1	391h	IOCAP
012h	PIR2	092h	h PIE2	112h	CM1CON1	192h	PMADRH	212h	I	292h	I	312h	I	392h	IOCAN
013h	PIR3	093h	h PIE3	113h	Ι	193h	PMDATL	213h	I	293h	I	313h	I	393h	IOCAF
014h		094h		114h	I	194h	PMDATH	214h	I	294h	I	314h	I	394h	I
015h		095h	h OPTION_REG	115h	CMOUT	195h	PMCON1	215h	I	295h	1	315h	1	395h	
016h		096h		116h	BORCON	196h	PMC0N2	216h		296h	I	316h	I	396h	I
017h	TMR1H	097h	h WDTCON	117h	FVRCON	197h	VREGCON	217h	I	297h	I	317h	I	397h	I
018h	T1CON	098h		118h	DACCONO	198h	I	218h	I	298h	I	318h		398h	I
019h	T1GCON	4660	h OSCCON	119h	DACCON1	199h	I	219h	I	299h	I	319h	I	399h	1
01Ah	TMR2	09Ah	h OSCSTAT	11Ah	I	19Ah	I	21Ah	I	29Ah	I	31Ah	1	39Ah	I
01Bh	289	09Bh	h ADRESL	11Bh	I	19Bh	Ι	21Bh	I	29Bh	I	31Bh	I	39Bh	I
01Ch	T2CON	09Ch	h ADRESH	11Ch	I	19Ch		21Ch		29Ch	l	31Ch		39Ch	
01Dh	Ι	09Dh	h ADCON0	11Dh	APFCON	19Dh		21Dh		29Dh	I	31Dh		39Dh	
01Eh		09Eh	h ADCON1	11Eh	I	19Eh		21Eh	I	29Eh	I	31Eh		39Eh	I
01Fh		09Fh	h ADCON2	11Fh	Ι	19Fh	I	21Fh	I	29Fh	I	31Fh	I	39Fh	
020h			F	120h		1A0h		220h		2A0h		320h		3A0h	
	General Purpose Register 48 Bytes	se	Unimplemented		Unimplemented										
04Fh			Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
050h	Unimplemented Read as '0'	g													
06Fh		OEFh	Ч	16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
40/0	Common DAM		Common RAM	170h	Common RAM	1F0h	Common RAM	270h	Common RAM	2F0h	Common RAM	370h	Common RAM	3F0h	Common RAM
07Fh		0FFh	-	17Fh	70h – 7Fh)	1FFh	70h – 7Fh)	27Fh	70h – 7Fh)	2FFh	70h – 7Fh)	37Fh	70h – 7Fh)	3FFh	70h – 7Fh)
		1				-		-		•		-			

DS41615A-page 20


$\ensuremath{\textcircled{}^{\odot}}$ 2011 Microchip Technology Inc.

= Unimplemented data memory locations, read as '0'

Legend:

480 Cone Registers 300 200<	BAN	К 8	•	BANK 9 BA		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400 500 <th>400h</th> <th>Core Registers (Table 3-2)</th> <th></th> <th>Core Registers (Table 3-2)</th> <th>500h</th> <th>Core Registers (Table 3-2)</th> <th>580h</th> <th>Core Registers (Table 3-2)</th> <th>600h</th> <th>Core Registers (Table 3-2)</th> <th>680h</th> <th>Core Registers (Table 3-2)</th> <th>700h</th> <th>Core Registers (Table 3-2)</th> <th>780h</th> <th>Core Registers (Table 3-2)</th>	400h	Core Registers (Table 3-2)		Core Registers (Table 3-2)	500h	Core Registers (Table 3-2)	580h	Core Registers (Table 3-2)	600h	Core Registers (Table 3-2)	680h	Core Registers (Table 3-2)	700h	Core Registers (Table 3-2)	780h	Core Registers (Table 3-2)
BCD BCD <td>40Bh</td> <td></td> <td></td> <td></td> <td>50Bh</td> <td></td> <td>58Bh</td> <td></td> <td>60Bh</td> <td></td> <td>68Bh</td> <td></td> <td>70Bh</td> <td></td> <td>78Bh</td> <td></td>	40Bh				50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
Image: control in the contro	40Ch	I	48Ch		50Ch		58Ch		60Ch	-	68Ch		70Ch	-	78Ch	I
481 581 681 781 <td>40Dh</td> <td>I</td> <td>48Dh</td> <td>I</td> <td>50Dh</td> <td>Ι</td> <td>58Dh</td> <td>I</td> <td>60Dh</td> <td>I</td> <td>68Dh</td> <td>I</td> <td>70Dh</td> <td>I</td> <td>78Dh</td> <td>I</td>	40Dh	I	48Dh	I	50Dh	Ι	58Dh	I	60Dh	I	68Dh	I	70Dh	I	78Dh	I
41 51<	40Eh	I	48Eh		50Eh		58Eh		60Eh	-	68Eh		70Eh	-	78Eh	I
400 510 <td>40Fh</td> <td>I</td> <td>48Fh</td> <td>I</td> <td>50Fh</td> <td>Ι</td> <td>58Fh</td> <td>I</td> <td>60Fh</td> <td>I</td> <td>68Fh</td> <td>I</td> <td>70Fh</td> <td>I</td> <td>78Fh</td> <td>I</td>	40Fh	I	48Fh	I	50Fh	Ι	58Fh	I	60Fh	I	68Fh	I	70Fh	I	78Fh	I
m 511 m 731 m <td>410h</td> <td> </td> <td>490h</td> <td> </td> <td>510h</td> <td> </td> <td>590h</td> <td>I</td> <td>610h</td> <td>—</td> <td>690h</td> <td> </td> <td>710h</td> <td>-</td> <td>790h</td> <td> </td>	410h		490h		510h		590h	I	610h	—	690h		710h	-	790h	
432 432 433 <td>411h</td> <td>1</td> <td>491h</td> <td> </td> <td>511h</td> <td> </td> <td>591h</td> <td>I</td> <td>611h</td> <td>PWM1DCL</td> <td>691h</td> <td>CWG1DBR</td> <td>711h</td> <td> </td> <td>791h</td> <td>I</td>	411h	1	491h		511h		591h	I	611h	PWM1DCL	691h	CWG1DBR	711h		791h	I
4331 513 513 513 FMM/DIC/M 613 FMM/DIC/M 613 FMM/DIC/M 733 FMM/DIC/M	412h		492h		512h		592h		612h	PWM1DCH	692h	CWG1DBF	712h	—	792h	
m 994 m 514 m 514 m 734 m 734	413h	I	493h	I	513h	Ι	593h	I	613h	PWM1CON	693h	CWG1CON0	713h	Ι	793h	Ι
1 1	414h	I	494h	I	514h	Ι	594h	I	614h	PWM2DCL	694h	CWG1CON1	714h	Ι	794h	Ι
	415h	I	495h	1	515h	I	595h	1	615h	PWM2DCH	695h	CWG1CON2	715h	1	795h	I
	t16h	I	496h	1	516h	1	596h	1	616h	PWM2CON	696h	1	716h	1	796h	1
abili NC01/ACCII 519,1 Exerction 519,1 Exerction 719,1 Exerction 710,1	117h		497h	1	517h	1	597h	1	617h	PWM3DCL	697h	1	717h	1	797h	1
Image: Section Constraints State S	118h	1	498h	NCO1ACCI	518h	I	50.8h	I	618h	PWM3DCH	698h	I	718h	I	79.8h	I
Image Image <th< td=""><td>119h</td><td>I</td><td>499h</td><td>NCO1ACCH</td><td>519h</td><td>I</td><td>599h</td><td>I</td><td>619h</td><td>PWM3CON</td><td>699h</td><td>I</td><td>719h</td><td>I</td><td>1007</td><td>I</td></th<>	119h	I	499h	NCO1ACCH	519h	I	599h	I	619h	PWM3CON	699h	I	719h	I	1007	I
End Fib NCOTING: TOTI	1Ah		49Ah	NCO1ACCI	51Ah	I	59Ah	I	61Ah	PW/M4DCI	69Ah	I	71Ah		79Ah	I
minimplemented a 490h bit minimplemented bit 610h bit minimplemented bit 710h bit 710	40		4004						4019		4009		7106		4002	
Image Image <th< td=""><td></td><td>I</td><td>1001</td><td></td><td></td><td>Ι</td><td></td><td>I</td><td></td><td></td><td></td><td>I</td><td></td><td>I</td><td>1001</td><td>I</td></th<>		I	1001			Ι		I				I		I	1001	I
Image: Server and the server and t	<u>ו</u> ב	I	49Ch	NCOTINCH	n J Ch	I	1090	I		PWM4CON	09Ch	I	1101	I	1901	I
	ľ,	I	49Dh	I	51Dh	I	59Dh	I	61Dh	I	69Dh	I	71Dh	I	19Dh	I
—49Fh buimplemented Read as '0'59Fh 50h—61Fh 50h—70h 50hUnimplemented Read as '0'50Fh Read as '0'50Fh 50h—61Fh 50h—70h 50h70hUnimplemented Read as '0'4Fh Common RAM 4FhCommon RAM 4Fh0nimplemented 60hUnimplemented 61FhUnimplemented 61Fh0nimplemented 61Fh0nimplemented 76h70h 77Fh70h0mmon RAM 4Fh4Fh Common RAM 4FhCommon RAM 670h57h 70h0nimplemented 60h0nimplemented 61h0nimplemented 61h76h 76h76h 76h0mmon RAM 4Fh 70h70h7Fh 77hh62H0nimplemented 60h76h 76h76h 76h0mmon RAM 4Fh 70h70h7Fh62H62h 70h0nimplemented 60h76h 76h76h 76h0mmon RAM 70h70h7Fh76H 70h76H 70h76H 70h76H 70h76H 70h0mmon RAM 70h80h 70h76H 70h77H 76H76H 70h76H 70h76H 70h76H 70h0mmon RAM 70h80h 70h76H 70h76H 70h76H 70h76H 70h76H 70h76H 70h0mmon RAM 70h80h 70h76H 70h76H 70h76H 70h76H 70h76H 70h76H 70h76H 70h0mmon RAM 70h80h 70h76H 70h76H 70h76H 70h76H 70h76H 70h<	ЦЩ ЧЩ	I	49Eh	NC01CON	51Eh	Ι	59Eh	Ι	61Eh	I	69Eh	Ι	71Eh	I	79Eh	Ι
Hadin Unimplemented Read as '0' EFh Read as '0' Doublemented Read as '0' Mole Read as '0' Doublemented Read as '0' Mole Read as '0' Mole	ΨĒ.	I	49Fh	NC01CLK	51Fh	Ι	59Fh	I	61Fh	I	69Fh	Ι	71Fh	Ι	79Fh	Ι
	-20h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
	6Fh		4EFh		56Fh		5EFh		64Fh		6EFh		76Fh		7EFh	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	un/1	Common RAM	4FUN	Common RAM	un/q		nule	Common RAM	U069	Common RAM	6FUN	Common RAM	un//	Common RAM	/ FUN	Common RAM
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses
BANK 16BANK 17BANK 13BANK 20BANK 21BANK 21BANK 21Core Registers (Table 3-2)900hCore Registers (Table 3-2)900hCore Registers (Table 3-2)900hCore Registers (Table 3-2)900hCore Registers (Table 3-2)BANK 21BANK 21BANK 22Unimplemented Read as '0'900hCore Registers (Table 3-2)A00hCore Registers (Table 3-2)A00hCore Registers (Table 3-2)BOBhCore Registers (Table 3-2)BANK 21BANK 21Unimplemented Read as '0'900hCore Registers (Table 3-2)A00hCore Registers (Table 3-2)A00hCore Registers (Table 3-2)BOBhA00hUnimplemented Read as '0'900hCore Registers (Table 3-2)A00hCore Registers (Table 3-2)B0BhB0BhUnimplemented Read as '0'900hCore Registers (Table 3-2)A00hCore Registers (Table 3-2)B0BhA00hCommon RAM (Oh - 7Fh)900hCommon RAMA70hCommon RAMA70hCommon RAMA70hOh - 7Fh)97Fh70h - 7Fh)97Fh70h - 7Fh)A7Fh70h - 7Fh)B7FhBFFh70h - 7Fh)97Fh70h - 7Fh)A7Fh70h - 7Fh)B7Fh	47Fh	70h – 7Fh)	4FFh	70h – 7Fh)	57Fh	70h – 7Fh)	5FFh	70h – 7Fh)	67Fh	70h – 7Fh)	6FFh	70h – 7Fh)	77Fh	70h – 7Fh)	7FFh	
BANK 16BANK 17BANK 17BANK 17BANK 20BANK 21BANK 21BANK 21BANK 21Core Registers (Table 3-2)380hCore Registers (Table 3-2)300hCore Registers (Table 3-2)400hCore Registers (Table 3-2)400hCore Registers (Table 3-2)80hCore Registers (Table 3-2) <t< td=""><td>-</td><td></td><td>-</td><td></td><td></td><td></td><td>-</td><td></td><td>4</td><td></td><td></td><td></td><td>_</td><td></td><td>-</td><td></td></t<>	-		-				-		4				_		-	
Core Registers Core RegistersB00h (Table 3-2)Core Registers (Table 3-2)A00h (Table 3-2)A00h (Table 3-2)A00h (Table 3-2)B00h (Table 3-2)B00h <b< td=""><td></td><td>BANK 16</td><td></td><td>BANK 17</td><td></td><td>BANK 18</td><td></td><td>BANK 19</td><td></td><td>BANK 20</td><td></td><td>BANK 21</td><td></td><td>BANK 22</td><td></td><td>BANK 23</td></b<>		BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
	300h	Core Registers (Table 3-2)		Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	BOOh	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)
B8Ch Joint B0Ch Monthemented A0Ch Anthemented A8Ch B0Ch B0Ch <th< td=""><td>30Bh</td><td></td><td></td><td></td><td>90Bh</td><td></td><td>98Bh</td><td></td><td>A0Bh</td><td></td><td>A8Bh</td><td></td><td>BOBh</td><td></td><td>B8Bh</td><td></td></th<>	30Bh				90Bh		98Bh		A0Bh		A8Bh		BOBh		B8Bh	
BEFN B6FN B70N B70N B70N B70N Common RAM	soch	Unimplemented Read as '0'	88Ch	Unimplemented Read as '0'	90Ch	Unimplemented Read as '0'	98Ch	Unimplemented Read as '0'	A0Ch	Unimplemented Read as '0'	A8Ch	Unimplemented Read as '0'	B0Ch	Unimplemented Read as '0'	B8Ch	Unimplemented Read as '0'
Common RAM BF0h Common RAM 970h Common RAM P70h Common RAM AF0h Common RAM B70h Common RAM B70h (Accesses (Accesses (Accesses (Accesses (Accesses (Accesses (Accesses 70h - 7Fh) 8FFh 70h - 7Fh) 97Fh 97Fh 70h - 7Fh) AFFh 70h - 7Fh) B7Fh 70h - 7Fh)	36Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
70n - 7FN) 8FFh 70n - 7FN) 97Fh 70n - 7FN) 9FFh 70n - 7FN) 70n - 7FN) 70n - 7FN) 8FFh 70n - 7FN) 8FFh	370h	Common RAM (Accesses	8F0h	Common RAM (Accesses	970h		9F0h	Common RAM (Accesses	A70h	Common RAM (Accesses	AFON	Common RAM (Accesses	B70h	Common RAM (Accesses	BF0h	Common RAM (Accesses
	37Fh	70h – 7Fh)	8FFh	70h – 7Fh)	97Fh		9FFh	70h — 7Fh)	A7Fh	70h – 7Fh)	AFFh	70h – 7Fh)	B7Fh	70h – 7Fh)	BFFh	

 $\ensuremath{\textcircled{}^{\circ}}$ 2011 Microchip Technology Inc.



PIC12(L)F1501 MEMORY MAP (CONTINUED) **TABLE 3-3**:

Legend:

PIC12(L)F1501

TABLE 3-3: PIC12(L)F1501 MEMORY MAP (CONTINUED)

5001	Bank 30		Bank 31	
F0Ch		F8Ch	1	
F0Dh				
F0Eh	 CLCDATA		Unimplemented	
F0Fh	CLC1CON		Read as '0'	
F10h	CLC1POL	FED		
F11h	CLC1SEL0	FE3h		
F12h	CLC1SEL0	FE4r	·	_
F13h	CLC1GLS0	FE5h		_
F14h	CLC1GLS0	FE6r		_
F15h	CLC1GLS1	FE7h	·	
F16h	CLC1GLS2	FE8r		_
F17h	CLC2CON	FE9h		_
F18h F19h	CLC2POL	FEA		
F19h F1Ah	CLC2SEL0	FEB		_
F1An F1Bh	CLC2SEL1	FEC		
F1Ch	CLC2GLS0	FED	0114 114	_
F1Dh	CLC2GLS1	FEE		
F1Eh	CLC2GLS2	FEF	TOSH	
F1En	CLC2GLS3			
F1FII F20h	01020100			
12011	Unimplemented			
F6Fh	Read as '0'			
10111				
gend:	= Unimplemented data	memory locations, read as '0'.		

3.2.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-4 can be addressed from any Bank.

TABLE 3-4:	CORE FUNCTION REGISTERS SUMMARY
------------	---------------------------------

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	0-31										
x00h or x80h	INDF0	0	this location ical register)		nts of FSR0H	/FSR0L to a	ddress data i	memory		XXXX XXXX	uuuu uuuu
x01h or x81h	INDF1		this location ical register)		nts of FSR1H	/FSR1L to a	ddress data i	memory		****	uuuu uuuu
x02h or x82h	PCL	Program Co	ounter (PC)	Least Signifi	cant Byte					0000 0000	0000 0000
x03h or x83h	STATUS	-	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h or x84h	FSR0L	Indirect Dat	ta Memory A	ddress 0 Lo	w Pointer					0000 0000	uuuu uuuu
x05h or x85h	FSR0H	Indirect Dat	ta Memory A	ddress 0 Hig	gh Pointer					0000 0000	0000 0000
x06h or x86h	FSR1L	Indirect Dat	ta Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu
x07h or x87h	FSR1H	Indirect Dat	ta Memory A	ddress 1 Hig	gh Pointer					0000 0000	0000 0000
x08h or x88h	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
x09h or x89h	WREG	Working Re	egister							0000 0000	uuuu uuuu
x0Ahor x8Ah	PCLATH	_	Write Buffer	for the upp	er 7 bits of the	e Program C	ounter			-000 0000	-000 0000
x0Bhor x8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', <math>x = reserved. Shaded locations are unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0									•	•	
00Ch	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Dh	_	Unimplemen	ted							_	—
00Eh	_	Unimplemen	ted							_	—
00Fh	_	Unimplemen	ted							_	—
010h	_	Unimplemen	ted							_	—
011h	PIR1	TMR1GIF	ADIF		_	_	_	TMR2IF	TMR1IF	0000	0000
012h	PIR2	_	_	C1IF	_	_	NCO1IF	_	_	00	00
013h	PIR3	_	_	_	_	_	_	CLC2IF	CLC1IF	00	00
014h	_	Unimplemen	ted							_	_
015h	TMR0	Holding Regi	ister for the 8-	bit Timer0 C	ount					XXXX XXXX	uuuu uuuu
016h	TMR1L		ister for the Le			e 16-bit TMR	1 Count			XXXX XXXX	uuuu uuuu
017h	TMR1H		ister for the M							XXXX XXXX	uuuu uuuu
018h	T1CON		S<1:0>		9 S<1:0>	_	T1SYNC	_	TMR10N	0000 -0-0	uuuu -u-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	le Register							0000 0000	0000 0000
01Bh	PR2	Timer2 Perio	d Register							1111 1111	1111 1111
01Ch	T2CON	_		T2OUTF	PS<3:0>		TMR2ON	T2CK	PS<1:0>	-000 0000	-000 0000
01Dh	_	Unimplemen	ted							_	_
01Eh	_	Unimplemen	ted							_	_
01Fh		Unimplemen	ted							_	_
Bank 1											
08Ch	TRISA	_		TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh	_	Unimplemen	ted		1					_	_
08Eh		Unimplemen									_
08Fh	_	Unimplemen	ted							_	_
090h	_	Unimplemen								_	_
091h	PIE1	TMR1GIE	ADIE	_	_	_	_	TMR2IE	TMR1IE	0000	0000
092h	PIE2	_	_	C1IE	_	_	NCO1IE	_	_	00	-000
093h	PIE3	_	_	_	_		_	CLC2IE	CLC1IE	00	00
094h	_	Unimplemen	ted								_
095h	OPTION REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR		qq-q qquu
097h	WDTCON	_	_			WDTPS<4:0		-	SWDTEN		01 0110
098h	_	Unimplemen		1		2 110				_	_
099h	OSCCON	_		IRCF	<3:0>		_	SCS	6<1:0>	-011 1-00	-011 1-00
09Ah	OSCSTAT	_	_	_	HFIOFR	_	_	LFIOFR	HFIOFS	000	
09Bh	ADRESL	A/D Result R								XXXX XXXX	4 44 uuuu uuuu
09Ch	ADRESH	A/D Result R	•							XXXX XXXX	uuuu uuuu
09Dh	ADCON0	_	J		CHS<4:0>			GO/DONE	ADON	-000 0000	
09Eh	ADCON1	ADFM		ADCS<2:0>			_		EF<1:0>		000000
09Fh	ADCON2		TRIGSE					_		0000	0000
Legend:					condition -	unimplomor			locations are u		

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC12F1501 only.

 2:
 Unimplemented, read as '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2	2										
10Ch	LATA	—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	—	Unimplemen	ted							_	_
10Eh	—	Unimplemen	ted							_	_
10Fh	—	Unimplemen	ted							_	_
110h	—	Unimplemen	ted							_	_
111h	CM1CON0	C10N	C1OUT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PC	H<1:0>	_		C1NCH<2:0	>	0000 -000	0000 -000
113h	—	Unimplemen	ted	•			•			_	_
114h	_	Unimplemen	ted							_	_
115h	CMOUT	_	_		_	_	_	_	MC1OUT	0	0
116h	BORCON	SBOREN	BORFS	_	_	_	_	_	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADF∖	/R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	_	DACOE1	DACOE2	_	DACPSS	_	_	0-00 -0	0-00 -0
119h	DACCON1	—		—			DACR<4:0)>		0 0000	0 0000
11Ah to 11Ch	_	Unimplemen	ted	I						_	_
11Dh	APFCON	CWG1BSEL	CWG1ASEL	—	_	T1GSEL	—	CLC1SEL	NCO1SEL	00 0-00	00 0-00
11Eh	—	Unimplemen	ted				1			_	_
11Fh	—	Unimplemented								_	_
Bank 3	3										
18Ch	ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh	—	Unimplemen	ted						•	_	_
18Eh	—	Unimplemen	ted							_	_
18Fh	—	Unimplemen	ted							_	_
190h	—	Unimplemen	ted							_	_
191h	PMADRL	Flash Progra	am Memory A	ddress Regis	ter Low Byte					0000 0000	0000 0000
192h	PMADRH	_	Flash Progra	m Memory A	Address Regi	ster High Byte	e			-000 0000	-000 0000
193h	PMDATL	Flash Progra	am Memory R	ead Data Re	gister Low By	/te				XXXX XXXX	uuuu uuuu
194h	PMDATH	_	_	Flash Progr	am Memory I	Read Data Re	egister High	Byte		xx xxxx	uu uuuu
195h	PMCON1	(2)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	000p 0000
196h	PMCON2	Flash Progra	am Memory Co	ontrol Registe	er 2					0000 0000	0000 0000
197h	VREGCON ⁽¹⁾	_	_	_	—	—	_	VREGPM	Reserved	01	01
198h to 19Fh	_	Unimplemen	ted	1		1	1	1		_	_

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: Note 1 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC12F1501 only. Unimplemented, read as '1'. 1: 2:

TABLE	3-5: 5	PECIAL F	UNCTIO	N REGIS	IER SUI	VIMARY (UED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4											
20Ch	WPUA	_	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh to 21Fh	_	Unimplemen	ted							_	-
Bank 5											
28Ch to 29Fh	_	Unimplemen	ted							-	-
Bank 6											
30Ch to 31Fh	_	Unimplemen	ted							_	_
Bank 7											
38Ch to 390h	_	Unimplemen	ted							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h to 39Fh	_	Unimplemen	ted							-	_
Bank 8											
40Ch to 41Fh	_	Unimplemen	ted							_	_
Bank 9										-	_
48Ch to 497h	_	Unimplemen	ted							-	_
498h	NCO1ACCL				NCO1/	ACC<7:0>				0000 0000	0000 0000
499h	NCO1ACCH				NCO1A	CC<15:8>				0000 0000	0000 0000
49Ah	NCO1ACCU				NCO1A	CC<19:16>				0000 0000	0000 0000
49Bh	NCO1INCL					INC<7:0>				0000 0000	0000 0000
49Ch	NCO1INCH				NCO1I	NC<15:8>				0000 0000	0000 0000
49Dh	_	Unimplemen	1							_	-
	NCO1CON	N1EN	N10E	N1OUT	N1POL	—	—	—	N1PFM	-	00000
49Fh	NCO1CLK		V1PWS<2:0>		—	—		N1CH	(S<1:0>	000000	000000

TABLE 3-5 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC12F1501 only.

 2:
 Unimplemented, read as '1'.

TABLE	3-5: S	PECIAL F	UNCTIO	N REGIS	TER SU	MARY (CONTIN	UED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1	0										
50Ch to 51Fh	_	Unimplemen	ted							-	_
Bank 1	1										
58Ch to 59Fh	_	Unimplemen	ted							_	_
Bank 1	2	-								-	-
60Ch to 610h	_	Unimplemen	ted							-	_
611h	PWM1DCL	PWM1D	CL<7:6>	—	—					00	00
612h	PWM1DCH				PWM1	DCH<7:0>				XXXX XXXX	uuuu uuuu
613h	PWM1CON0	PWM1EN	PWM10E	PWM10UT	PWM1POL	_	_	—	_	0000	0000
614h	PWM2DCL	PWM2D	CL<7:6>	—	—	_	_	—	_	00	00
615h	PWM2DCH			_	PWM2I	DCH<7:0>				XXXX XXXX	uuuu uuuu
616h	PWM2CON0	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	_	_	—	0000	0000
617h	PWM3DCL	PWM3D	CL<7:6>	—	—		_	—	—	00	00
618h	PWM3DCH				PWM3I	DCH<7:0>				XXXX XXXX	uuuu uuuu
619h	PWM3CON0	PWM3EN									0000
61Ah	PWM4DCL	PWM4D	PWM4DCL<7:6>								00
61Bh	PWM4DCH			1	PWM4I	DCH<7:0>				XXXX XXXX	uuuu uuuu
61Ch	PWM4CON0	PWM4EN	PWM40E	PWM4OUT	PWM4POL	—	—	—	—	0000	0000
61Dh to 61Fh	_	Unimplemen	ted							_	_
Bank 1	3										
68Ch to 690h	_	Unimplemen	ted							-	_
691h	CWG1DBR	_	_			CWG1	DBR<5:0>			00 0000	00 0000
692h	CWG1DBF	_	_			CWG1	DBF<5:0>			xx xxxx	xx xxxx
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	—	_	G1CS0	0000 00	0000 00
694h	CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_		G1IS<2:0>		0000 -000	0000 -000
695h	CWG1CON2	G1ASE	G1ARSEN	_	-	_	G1ASDC1	G1ASDFLT	G1ASDCLC2	00000	00000
696h to 69Fh	—	Unimplemen	ted							-	_

Bank 14-29

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC12F1501 only. Unimplemented, read as '1'. Legend: Note 1: 2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks	14-29										
x0Ch/ x8Ch x1Fh/	_	Unimplemen	ted							_	—
x9Fh											
Bank 3	0										
F0Ch to F0Eh	_	Unimplemen	ted							_	_
F0Fh	CLCDATA		_	_	_	_	_	MLC1OUT	MLC2OUT	00	00
F10h	CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN		LC1MODE<2	:0>	0000 0000	0000 0000
F11h	CLC1POL	LC1POL	_	_	—	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
F12h	CLC1SEL0	—	L	.C1D2S<2:0>	>	—		LC1D1S<2:0)>	-xxx -xxx	-uuu -uuu
F13h	CLC1SEL1	—	L	.C1D4S<2:0>	>	—		LC1D3S<2:0)>	-xxx -xxx	-uuu -uuu
F14h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	XXXX XXXX	uuuu uuuu
F15h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	XXXX XXXX	uuuu uuuu
F16h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	XXXX XXXX	uuuu uuuu
F17h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	XXXX XXXX	uuuu uuuu
F18h	CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN	LC2MODE<2:0>			0000 0000	0000 0000
F19h	CLC2POL	LC2POL	_	—	—	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
F1Ah	CLC2SEL0	—	L	.C2D2S<2:0>	>	—		LC2D1S<2:0)>	-xxx -xxx	-uuu -uuu
F1Bh	CLC2SEL1	—	L	.C2D4S<2:0>	>	—		LC2D3S<2:0)>	-xxx -xxx	-uuu -uuu
F1Ch	CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	XXXX XXXX	uuuu uuuu
F1Dh	CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	XXXX XXXX	uuuu uuuu
F1Eh	CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	XXXX XXXX	uuuu uuuu
F1Fh	CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	XXXX XXXX	uuuu uuuu
F20h to F6Fh	_	Unimplemen	ted							-	_

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-5:**

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC12F1501 only. Unimplemented, read as '1'. Legend: Note 1 1: 2:

TABLE 3-5 :	SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
--------------------	---

IADLL											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F8Ch	—	Unimplemen	ted							_	—
— FE3h											
FE4h	STATUS_ SHAD	-	—	—	-	-	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	jister Shadow		•	•	•	•		XXXX XXXX	uuuu uuuu
FE6h	BSR_ SHAD	-	—	—	Bank Select	t Register Sh	adow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	-	Program Co	unter Latch H	ligh Register	Shadow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data Memory Address 0 Low Pointer Shadow						**** ****	uuuu uuuu		
FE9h	FSR0H_ SHAD	Indirect Data Memory Address 0 High Pointer Shadow						XXXX XXXX	uuuu uuuu		
FEAh	FSR1L_ SHAD	Indirect Data Memory Address 1 Low Pointer Shadow						XXXX XXXX	uuuu uuuu		
FEBh	FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow						XXXX XXXX	uuuu uuuu		
FECh	—	Unimplemen	ted							-	—
FEDh	STKPTR	—	_		Current Sta	ck Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							XXXX XXXX	uuuu uuuu
FEFh	TOSH	—	Top-of-Stack	High byte						-xxx xxxx	-uuu uuuu


Legend: Note 1: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC12F1501 only.

Unimplemented, read as '1'. 2:

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.





FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1

	0x0F		
	0x0E		_
	0x0D		_
	0x0C		_
	0x0B		_
	0x0A		_
	0x09		This figure shows the stack configuration
	0x08		after the first CALL or a single interrupt. If a RETURN instruction is executed, the
	0x07		return address will be placed in the
	0x06		Program Counter and the Stack Pointer decremented to the empty state (0x1F).
	0x05		_
	0x04		-
	0x03		-
	0x02		_
	0x01		-
TOSH:TOSL	0x00	Return Address	STKPTR = 0x00
E 3-6: ACCESSIN	NG THE STA	CK EXAMPLE	3
E 3-6: ACCESSIN	NG THE STA	CK EXAMPLE	3
E 3-6: ACCESSIN	ſ	CK EXAMPLE	3
E 3-6: ACCESSIN	0x0F	CK EXAMPLE	3
E 3-6: ACCESSIN	0x0F 0x0E	CK EXAMPLE	
E 3-6: ACCESSIN	0x0F 0x0E 0x0D	CK EXAMPLE	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure
E 3-6: ACCESSIN	0x0F 0x0E 0x0D 0x0C	CK EXAMPLE	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
E 3-6: ACCESSIN	0x0F 0x0E 0x0D 0x0C 0x0B	CK EXAMPLE	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions
E 3-6: ACCESSIN	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
E 3-6: ACCESSIN	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
3-6: ACCESSIN	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08	CK EXAMPLE	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06	Return Address	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05	Return Address Return Address	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04	Return Address Return Address Return Address	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
	0x0F 0x0D 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03	Return Address Return Address Return Address Return Address Return Address	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.



3.4.2 OVERFLOW/UNDERFLOW RESET


If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory



3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



NOTES:

4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Words, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

							11.4
		U-1	U-1		R/P-1	R/P-1	U-1
			_	CLKOUTEN	BORE	N<1:0>	-
		bit 13					bit 8
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1
	MCLRE	PWRTE		E<1:0>	0-1	1	>
bit 7	MOLINE	TWICIE	WDT	L \$1.02		1000	bit 0
							bit 0
Legend:							
R = Readable	e bit	P = Programn	nable bit	U = Unimplem	nented bit, read	1 as '1'	
'0' = Bit is cle	ared	'1' = Bit is set		-	en blank or aft		
bit 13-12	Unimplemen	ted: Read as '	,				
bit 11		Clock Out Ena					
				ction on the CLK	OUT pin		
h# 10 0		function is ena		•			
bit 10-9	11 = BOR en	 Brown-out Re abled 	eset Enable b	list			
			eration and d	lisabled in Sleep	1		
			REN bit of th	e BORCON reg	ister		
h:+ 0	00 = BOR dis		, ,				
bit 8	CP : Code Pro	ted: Read as 'i	L				
bit 7		memory code p	rotection is di	isabled			
		memory code p					
bit 6	MCLRE: MCL	R/VPP Pin Fun	ction Select b	bit			
	<u>If LVP bit = 1</u> : This hit is						
	This bit is If LVP bit = 0:	ignored.					
	1 = MCLR			ea <u>k pull-</u> up enabl			
	0 =MCLR/ WPUE		n is digital inpu	it; MCLR internal	ly disabled; We	ak pull-up unde	r control of
bit 5		/er-Up Timer Ei	nable bit				
	1 = PWRT di 0 = PWRT er						
bit 4-3		Watchdog Tim	ar Enabla bite				
bit 4 -5	11 = WDT ena	-		•			
		abled while run	-				
	01 = WDT controlled by the SWDTEN bit in the WDTCON register 00 = WDT disabled						
bit 2		ted: Read as ':	,				
bit 1-0	•	Oscillator Sele					
				ode: on CLKIN p	bin		
				r mode: on CLK	•		
		ternal Clock, Lo coscillator: I/O t		de: on CLKIN pi LKIN pin	n		
Note 1: En				ally enable Pow	er-up Timer.		

2: Once enabled, code-protect can only be disabled by bulk erasing the device.

		R/P-1	U-1	R/P-1	R/P-1	R/P-1	U-1
		LVP	_	LPBOR	BORV	STVREN	_
		bit 13					bit 8
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
_	_	_	_	_	_	WRT<	1:0>
bit 7							bit
Legend:							
R = Readab	le bit	P = Programm	nable bit	U = Unimplen	nented bit, rea	d as '1'	
'0' = Bit is cl	eared	'1' = Bit is set		-n = Value wh	en blank or af	ter Bulk Erase	
bit 12	0 = High-volta	ige pro <u>gramm</u> in age on MCLR m i ted: Read as '1	nust be used for	or programming)		
bit 11	LPBOR: Low 1 = Low-Powe	-Power BOR Ei er Brown-out Ri er Brown-out Ri	nable bit eset is disable				
bit 10	1 = Brown-ou	n-out Reset Voli it Reset voltage it Reset voltage	(Vbor), low tri	p point selected			
bit 9	 0 = Brown-out Reset voltage (Vbor), high trip point selected STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset 						
bit 8-2	Unimplemen	ted: Read as '1	,				
	WRT<1:0>: Flash Memory Self-Write Protection bits <u>1 kW Flash memory</u> : 11 = Write protection off 10 = 000h to 0FFh write-protected, 100h to 3FFh may be modified 01 = 000h to 1FFh write-protected, 200h to 3FFh may be modified 00 = 000h to 3FFh write-protected, no addresses may be modified						

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

2: See Vbor parameter for specific trip point voltages.

4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.3 "Write Protection" for more information.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 10.4 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification*" (DS41573).

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 10.4 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV<8:	:3>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
DEV<2:0>					REV<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemente	ed bit, read as	'1'	

-		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '1'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	P = Programmable bit

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVICEID<13:0> Values				
Device	DEV<8:0>	REV<4:0>			
PIC12F1501	10 1100 110	x xxxx			
PIC12LF1501	10 1101 100	x xxxx			

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

© 2011 Microchip Technology Inc.

NOTES:

5.0 OSCILLATOR MODULE

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module. The oscillator module can be configured in one of the following clock modes.


- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 20 MHz)
- 4. INTOSC Internal oscillator (31 kHz to 16 MHz)

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these clock sources.

FIGURE 5-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM



5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode).

Internal clock sources are contained within the oscillator module. The oscillator block has two internal oscillators that are used to generate two system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Clear the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has 3 power modes to select from through Configuration Words:

- High power, 4-20 MHz (FOSC = 11)
- Medium power, 0.5-4 MHz (FOSC = 10)
- Low power, 0-0.5 MHz (FOSC = 01)

When EC mode is selected, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz.
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source.

The outputs of the HFINTOSC connects to a prescaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.4 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.4 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT) and Watchdog Timer (WDT).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000x) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

5.2.2.3 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The outputs of the 16 MHz HFINTOSC postscaler and the LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- HFINTOSC
 - 16 MHz
 - 8 MHz
 - 4 MHz
 - 2 MHz
 - 1 MHz
 - 500 kHz (default after Reset)
 - 250 kHz
 - 125 kHz
 - 62.5 kHz
 - 31.25 kHz
- LFINTOSC
 - 31 kHz
 - Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.4 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-3). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- Clock switch circuitry waits for a falling edge of the current clock.
- 4. Clock switch is complete.

See Figure 5-3 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected.

Start-up delay specifications are located in the oscillator tables of Section 27.0 "Electrical Specifications".

FIGURE 5-3:	INTERNAL OSCILLATOR SWITCH TIMING
	LFINTOSC (WDT disabled)
HFINTOSC	
LFINTOSC	Start-up Time 2-cycle Sync Running
IRCF <3:0>	$\neq 0$ $= 0$
System Clock	
HFINTOSC I	LFINTOSC (WDT enabled)
HFINTOSC	
LFINTOSC	2-cycle Sync Running
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC →	HFINTOSC LFINTOSC turns off unless WDT is enabled
LFINTOSC	
HFINTOSC	Start-up Time 2-cycle Sync Running
IRCF <3:0>	= 0 X ≠ 0
System Clock	

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-2.

Switch From	Switch To	Frequency	Oscillator Delay	
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 31.25 kHz-16 MHz	2 cycles	
	EC DC – 20 MHz			
LFINTOSC	EC	DC – 20 MHz	1 cycle of each	
Any clock source	HFINTOSC	31.25 kHz-16 MHz	2 μs (approx.)	
Any clock source	LFINTOSC	31 kHz	1 cycle of each	

TABLE 5-1:OSCILLATOR SWITCHING DELAYS

5.4 Oscillator Control Registers

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
_		IRCF	<3:0>		—	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable	bit	U = Unimpler	nented bit. read	d as '0'	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6-3	IRCF<3:0>: Internal Oscillator Frequency Select bits
	1111 = 16 MHz
	1110 = 8 MHz
	1101 = 4 MHz
	1100 = 2 MHz
	1011 = 1 MHz
	1010 = 500 kHz ⁽¹⁾
	$1001 = 250 \text{ kHz}^{(1)}$
	1000 = 125 kHz ⁽¹⁾
	0111 = 500 kHz (default upon Reset)
	0110 = 250 kHz
	0101 = 125 kHz
	0100 = 62.5 kHz
	001x = 31.25 kHz
	000x = 31 kHz (LFINTOSC)
bit 2	Unimplemented: Read as '0'
bit 1-0	SCS<1:0>: System Clock Select bits
	1x = Internal oscillator block
	01 = Reserved
	00 = Clock determined by FOSC<1:0> in Configuration Words

Note 1: Duplicate frequency derived from HFINTOSC.

U-0	U-0	U-0	R-0/q	U-0	U-0	R-0/q	R-0/q	
_		_	HFIOFR	_		LFIOFR	HFIOFS	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is unc	hanged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set	t	'0' = Bit is clea	ared	q = Conditional				
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4	HFIOFR: High	n-Frequency In	ternal Oscillato	or Ready bit				
	1 = 16 MHz I	nternal Oscillat	tor (HFINTOSC	C) is ready				
	0 = 16 MHz I	nternal Oscillat	tor (HFINTOSC	C) is not ready				
bit 3-2	Unimplemented: Read as '0'							
bit 1	LFIOFR: Low-Frequency Internal Oscillator Ready bit							
	1 = 31 kHz Ir	= 31 kHz Internal Oscillator (LFINTOSC) is ready						
	0 = 31 kHz Internal Oscillator (LFINTOSC) is not ready							
bit 0	HFIOFS: High	n-Frequency In	ternal Oscillato	or Stable bit				
	1 = 16 MHz Internal Oscillator (HFINTOSC) is stable							

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

	`	/
0 = 16 MHz Internal Oscillator	(HFINTOS	C) is not yet stable

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>			_	SCS<1:0>		51
OSCSTAT	_	_	_	HFIOFR	_	_	LFIOFR	HFIOFS	52

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 5-3:SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	—	_	_	CLKOUTEN	BORE	N<1:0>	_	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	=<1:0>	_	FOSC	<1:0>	40

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

6.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-chip Reset Circuit is shown in Figure 6-1.

FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



6.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	Х	Х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
1.0		Awake	Active	Weite for DOD ready (DODDDV = 1)
10	Х	Sleep	Disabled	Waits for BOR ready (BORRDY = 1)
0.1	1	Х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
01	0	Х	Disabled	Paging immediately (POPPDY =)
00	00 X		Disabled	Begins immediately (BORRDY = x)

TABLE 6-1:BOR OPERATING MODES

Note 1: In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.






REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	BORFS	—	—	—	—	—	BORRDY
bit 7	-						bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit <u>If BOREN <1:0> in Configuration Words ≠ 01</u> : SBOREN is read/write, but has no effect on the BOR. <u>If BOREN <1:0> in Configuration Words = 01</u> : 1 = BOR Enabled 0 = BOR Disabled
bit 6	BORFS: Brown-out Reset Fast Start bit ⁽¹⁾ <u>If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)</u> BORFS is Read/Write, but has no effect. <u>If BOREN<1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):</u> 1 = Band gap is forced on always (covers sleep/wake-up/operating cases) 0 = Band gap operates normally, and may turn off
bit 5-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive



6.3 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an essential part of the Reset subsystem. Refer to Figure 6-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit (\overline{BOR}) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 6-2.

6.3.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.3.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal which goes to the PCON register and to the power control block.

6.4 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
х	1	Enabled

6.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

6.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 11.2 "PORTA Registers" for more information.

6.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See Section 9.0 "Watchdog Timer" for more information.

6.6 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 3.4.2 "Overflow/Underflow Reset" for more information.

6.8 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.9 **Power-Up Timer**

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Words.

6.10 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0 "Oscillator Module**" for more information.

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.





6.11 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	х	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	х	0	Illegal, PD is set on POR
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	นน นนนน
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

6.12 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:		
HC = Bit is cleared by har	dware	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	STKOVF: Stack Overflow Flag bit
	1 = A Stack Overflow occurred
	0 = A Stack Overflow has not occurred or cleared by firmware
bit 6	STKUNF: Stack Underflow Flag bit
	1 = A Stack Underflow occurred
	0 = A Stack Underflow has not occurred or cleared by firmware
bit 5	Unimplemented: Read as '0'
bit 4	RWDT: Watchdog Timer Reset Flag bit
	1 = A Watchdog Timer Reset has not occurred or set by firmware
	0 = A Watchdog Timer Reset has occurred (cleared by hardware)
bit 3	RMCLR: MCLR Reset Flag bit
	$1 = A \frac{MCLR}{MCLR}$ Reset has not occurred or set by firmware
	0 = A MCLR Reset has occurred (cleared by hardware)
bit 2	RI: RESET Instruction Flag bit
	1 = A RESET instruction has not been executed or set by firmware
	0 = A RESET instruction has been executed (cleared by hardware)
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit
	1 = No Brown-out Reset occurred
	0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset
	occurs)

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS				_	_	BORRDY	55
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	59
STATUS	_	_	_	TO	PD	Z	DC	С	18
WDTCON				WDTPS<4:0>			SWDTEN	81	

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

TABLE 6-6:SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8			_		CLKOUTEN	BOREI	N<1:0>	_	40
CONFIGI	7:0	CP	MCLRE	PWRTE	WD	TE<1:0>	_	FOSC	<1:0>	40
CONFIG2	13:8	_	—	LVP	_	LPBOR	BORV	STVREN		4.4
CONFIGZ	7:0				_	_		WRT	<1:0>	41

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.





7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.


The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.


For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7.3 for more details.





2: Asynchronous interrupt latency = 3-5 TCY. Synchronous latency = 3-4 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

- 3: For minimum width of INT pulse, refer to AC specifications in Section 27.0 "Electrical Specifications"".
- 4: INTF is enabled to be set any time during the Q4-Q1 cycles.

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

7.6 Interrupt Control Registers

7.6.1 INTCON REGISTER

The INTCON register is a readable and writable register, that contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R-0/0						
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all active interrupts0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMROIE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	 IOCIF: Interrupt-on-Change Interrupt Flag bit⁽¹⁾ 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state

Note 1: The IOCIF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCBF register have been cleared by software.

7.6.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 7-2.

Note:	Bit PEIE of the INTCON register must be			
	set to enable any peripheral interrupt.			

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	—		—		TMR2IE	TMR1IE
bit 7 bit 0							

Legend:							
R = Readable bit u = Bit is unchanged '1' = Bit is set		W = Writable bit	U = Unimplemented bit, read as '0'				
		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
		'0' = Bit is cleared					
bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 Gate Acquisition interrupt 0 = Disables the Timer1 Gate Acquisition interrupt							
bit 6 ADIE: A/D Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt							

bit 5-2	Unimplemented:	Read as '0'
	ommplementeu.	

bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the Timer2 to PR2 match interrupt

0 = Disables the Timer2 to PR2 match interrupt

bit 0 **TMR1IE:** Timer1 Overflow Interrupt Enable bit

1 = Enables the Timer1 overflow interrupt

0 = Disables the Timer1 overflow interrupt

© 2011 Microchip Technology Inc.

7.6.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 7-3.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

U-0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	U-0
—	—	C1IE	_	—	NCO1IE	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	C1IE: Comparator C1 Interrupt Enable bit
	1 = Enables the Comparator C1 interrupt
	0 = Disables the Comparator C1 interrupt
bit 4-3	Unimplemented: Read as '0'
bit 2	NCO1IE: Numerically Controlled Oscillator Interrupt Enable bit
	1 = Enables the NCO interrupt
	0 = Disables the NCO interrupt
bit 1-0	Unimplemented: Read as '0'

7.6.4 PIE3 REGISTER

The PIE3 register contains the interrupt enable bits, as shown in Register 7-4.

Note:	Bit PEIE of the INTCON register must be							
	set to enable any peripheral interrupt.							

REGISTER 7-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
—	—		_	—		CLC2IE	CLC1IE
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2	Unimplemented: Read as '0'
---------	----------------------------

- bit 1 CLC2IE: Configurable Logic Block 2 Interrupt Enable bit
 - 1 = Enables the CLC 2 interrupt
 - 0 = Disables the CLC 2 interrupt

bit 0 CLC1IE: Configurable Logic Block 1 Interrupt Enable bit

- 1 = Enables the CLC 1 interrupt
- 0 = Disables the CLC 1 interrupt

7.6.5 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 7-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	—	—	—	—	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5-2	Unimplemented: Read as '0'
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

7.6.6 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 7-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

U-0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	U-0
—	—	C1IF	—	—	NCO1IF		—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	C1IF: Numerically Controlled Oscillator Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 4-3	Unimplemented: Read as '0'
bit 2	NCO1IF: Numerically Controlled Oscillator Flag bit
	 1 = Interrupt is pending 0 = Interrupt is not pending
bit 1-0	Unimplemented: Read as '0'

7.6.7 PIR3 REGISTER

The PIR3 register contains the interrupt flag bits, as shown in Register 7-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—	_	_	—	CLC2IF	CLC1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Unimplemented: Read as '0'	
: Configurable Logic Block 2 Interrupt Flag bit	
errupt is pending errupt is not pending	
: Configurable Logic Block 1 Interrupt Flag bit	
errupt is pending errupt is not pending	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>		143	
PIE1	TMR1GIE	ADIE	_	_	_	—	TMR2IE	TMR1IE	67
PIE2	_	_	C1IE	_	_	NCO1IE	_	—	68
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	69
PIR1	TMR1GIF	ADIF	—	_	_	—	TMR2IF	TMR1IF	70
PIR2	_		C1IF			NCO1IF		_	71
PIR3	_		_				CLC2IF	CLC1IF	72

 TABLE 7-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Interrupts.

NOTES:

8.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. ADC is unaffected, if the dedicated FRC clock is selected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).
- 8. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- · CWG, NCO and CLC modules using HFINTOSC

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on this module.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 6.11 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.


8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction:
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction:
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.





2: CLKOUT is shown here for timing reference.

3: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

8.2 Low-Power Sleep Mode

The PIC12F1501 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode. The PIC12F1501 allows the user to optimize the operating current in Sleep, depending on the application requirements.

A Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. With this bit set, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG), the Numerically Controlled Oscillator (NCO) and the Configurable Logic Cell (CLC) modules can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG, NCO or CLC modules, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to sections 22.5 "Operation During Sleep", 23.7 "Operation In Sleep" and 24.10 "Operation During Sleep" for more information.

Note: The PIC12LF1501 does not have a configurable Low-Power Sleep mode. PIC12LF1501 is an unregulated device and is always in the lowest power state when in Sleep, with no wake-up time penalty. This device has a lower maximum VDD and I/O voltage than the PIC12F1501. See Section 25.0 "Electrical Specifications" for more information.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
—	—	—	—	—	—	VREGPM	Reserved
bit 7					•		bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set	'0' = Bit is clea	ared					

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

bit 7-2	Unimplemented: Read as '0'
bit 1	VREGPM: Voltage Regulator Power Mode Selection bit
	 Low-Power Sleep mode enabled in Sleep Draws lowest current in Sleep, slower wake-up
	 Normal Power mode enabled in Sleep Draws higher current in Sleep, faster wake-up
bit 0	Reserved: Read as '1'. Maintain this bit set.

Note 1: PIC12F1501 only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	107
IOCAN	_		IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	107
IOCAP	_		IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	107
PIE1	TMR1GIE	ADIE	—	—	—	—	TMR2IE	TMR1IE	67
PIE2	—		C1IE	_	_	NCO1IE	_	—	68
PIE3	—		—	_	_	—	CLC2IE	CLC1IE	69
PIR1	TMR1GIF	ADIF	—	_	_	—	TMR2IF	TMR1IF	70
PIR2	—		C1IF	_	_	NCO1IF	_	—	71
PIR3	—		—	_	_	—	CLC2IF	CLC1IF	72
STATUS	—	_	_	TO	PD	Z	DC	С	18
WDTCON	_			V	VDTPS<4:0	>		SWDTEN	81

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.


9.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep





9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 27.0 "Electrical Specifications**" for the LFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

TABLE 9-1: WDT OPERATING MODES

SWDTEN	Device Mode	WDT Mode
Х	Х	Active
	Awake	Active
X	Sleep	Disabled
1	×	Active
0	~	Disabled
Х	Х	Disabled
	x x 1 0	SWDTENModeXXXAwakeXSleep1X0X

TABLE 9-2: WDT CLEARING CONDITIONS

Conditions WDT WDTE<1:0> = 00 WDTE<1:0> = 01 and SWDTEN = 0 WDTE<1:0> = 10 and enter Sleep Cleared CLRWDT Command Oscillator Fail Detected Exit Sleep + System Clock = INTOSC, EXTCLK Unaffected Change INTOSC divider (IRCF bits) Unaffected

9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is 2 seconds.

9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail
- WDT is disabled

See Table 9-2 for more information.

9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

9.6 Watchdog Control Register

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0				
—	_			WDTPS<4:0>			SWDTEN				
bit 7							bit C				
Legend:	a h:t		L:4		antad bit raa	d aa (0)					
R = Readabl		W = Writable		U = Unimplem							
u = Bit is und	0	x = Bit is unk		-n/n = Value at	POR and BC	OR/Value at all o	other Resets				
'1' = Bit is se	t	'0' = Bit is cle	ared								
bit 7-6	Unimpleme	ented: Read as '	0'								
bit 5-1	WDTPS<4:	0>: Watchdog Ti	mer Period S	elect bits ⁽¹⁾							
	Bit Value =	Prescale Rate									
	00000 = 1	:32 (Interval 1 m	s nominal)								
	00001 = 1	:64 (Interval 2 m	s nominal)								
		:128 (Interval 4)	,								
		:256 (Interval 8)									
		0100 = 1:512 (Interval 16 ms nominal) 0101 = 1:1024 (Interval 32 ms nominal)									
		00110 = 1:2048 (Interval 64 ms nominal)									
		111 = 1:4096 (Interval 128 ms nominal)									
		000 = 1:8192 (Interval 256 ms nominal)									
		001 = 1:16384 (Interval 512 ms nominal)									
		:32768 (Interval 1s nominal)									
	01011 = 1	:65536 (Interval	5536 (Interval 2s nominal) (Reset value)								
	01100 = 1 01101 = 1	·262144 (2 ¹⁸) (II	(1000000000000000000000000000000000000								
	01110 = 1	:524288 (2 ¹⁹) (II	$202144 (2^{-6})$ (interval 85 nominal) 524288 (2 ¹⁹) (interval 16s nominal)								
	01111 = 1	:1048576 (2 ²⁰) (Interval 32s n	ominal)							
	10000 = 1	10000 = 1:2097152 (2 ²¹⁾ (Interval 64s nominal)									
		10001 = 1:4194304 (2 ²²) (Interval 128s nominal)									
	10010 = 1	:8388608 (2 ²³) (Interval 256s	nominal)							
	10011 = F	Reserved. Result	s in minimum	interval (1:32)							
	•										
	•										
	11111 = F	Reserved. Result	s in minimum	interval (1:32)							
bit 0	SWDTEN: S	Software Enable	/Disable for W	/atchdog Timer b	oit						
	<u>If WDTE<1:</u>	0> = <u>00</u> :									
	This bit is ig										
	If WDTE<1:										
	1 = WDT is 0 = WDT is										
	<u>If WDTE<1:</u>										

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Note 1: Times are approximate. WDT time is based on 31 kHz LFINTOSC.

TABLE 9-3:	S	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER							
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>				SCS<1:0>		51
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	59
STATUS	_	—	_	TO	PD	Z	DC	С	18
WDTCON	—	—	WDTPS<4:0> SWDTEN				81		
Lawawali -									

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	—	CLKOUTEN	BORE	N<1:0>	_	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>		FOSC	<1:0>	40

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/ erase voltages are generated by an on-chip charge pump.

The Flash program memory can be protected in two ways; by code protection (CP bit in Configuration Words) and write protection (WRT<1:0> bits in Configuration Words).

Code protection $(\overline{CP} = 0)^{(1)}$, disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash program memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash program memory as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

Note 1: Code protection of the entire Flash program memory array is enabled by clearing the CP bit of Configuration Words.

10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 16K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

10.2 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

Note:	If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. How- ever, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.

See Table 10-1 for Erase Row size and the number of write latches for Flash program memory.

TABLE 10-1:FLASH MEMORY
ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC12F1501	16	16
PIC12LF1501	10	10

10.2.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:


- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.


Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.

PMDATH: PMDATL register pair will hold this value until another read or until it is written to by the user.

Note:	The two instructions following a program						
	memory read are required to be NOPs.						
	This prevents the user from executing a						
	two-cycle instruction on the next						
	instruction after the RD bit is set.						

FIGURE 10-1: FLASH PROGRAM MEMORY READ FLOWCHART





EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG ADDR HI: PROG ADDR LO
   data will be returned in the variables;
   PROG DATA HI, PROG DATA LO
   BANKSEL PMADRL
                             ; Select Bank for PMCON registers
   MOVLW
            PROG ADDR LO
                            ;
   MOVWF
            PMADRL
                             ; Store LSB of address
   MOVLW
           PROG ADDR HI
                            ;
   MOVWF
           PMADRH
                            ; Store MSB of address
   BCF
            PMCON1,CFGS
                            ; Do not select Configuration Space
   BSF
            PMCON1,RD
                            ; Initiate read
                             ; Ignored (Figure 10-2)
   NOP
   NOP
                             ; Ignored (Figure 10-2)
   MOVF
            PMDATL,W
                            ; Get LSB of word
            PROG_DATA_LO
   MOVWF
                            ; Store in user location
                            ; Get MSB of word
   MOVE
            PMDATH,W
            PROG DATA HI
   MOVWF
                            ; Store in user location
```

10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs


The unlock sequence consists of the following steps:

- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 10-3: FLASH PROGRAM MEMORY UNLOCK



10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:


- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4:

FLASH PROGRAM MEMORY ERASE FLOWCHART



EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

; 1. A	valid addı	ress within the	s the following: erase row is loaded in ADDRH:ADDRL d in shared data memory 0x70 - 0x7F (common RAM)
	BCF BANKSEL MOVF MOVF MOVF BCF BSF BSF	PMADRL ADDRL,W PMADRL ADDRH,W PMADRH PMCON1,CFGS PMCON1,FREE	<pre>; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary ; Not configuration space ; Specify an erase operation ; Enable writes</pre>
Required Sequence	MOVLW MOVWF MOVLW MOVWF BSF NOP NOP	55h PMCON2 0AAh PMCON2 PMCON1,WR	<pre>; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction</pre>
	BCF BSF	PMCON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts

10.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.


Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-5 (row writes to program memory with 16 write latches) for more details.


The write latches are aligned to the Flash row address boundary defined by the upper 11-bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:4>) with the lower 4-bits of PMADRL, (PMADRL<3:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- 11. Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- Note: The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.







EXAMPLE 10-3: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following: ; 1. 32 bytes of data are loaded, starting at the address in DATA ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA ADDR, ; stored in little endian format ; 3. A valid starting address (the least significant bits = 00000) is loaded in ADDRH: ADDRL ; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM) ; BCF INTCON, GIE ; Disable ints so required sequences will execute properly BANKSEL PMADRH : Bank 3 MOVF ADDRH,W ; Load initial address MOVWF PMADRH MOVF ADDRL,W MOVWE PMADRL LOW DATA ADDR ; Load initial data address MOVLW MOVWF FSROL MOVLW HIGH DATA ADDR ; Load initial data address FSR0H MOVWF ; PMCON1,CFGS BCF ; Not configuration space PMCON1,WREN BSF ; Enable writes PMCON1,LWLO BSF ; Only Load Write Latches LOOP MOVIW FSR0++ ; Load first data byte into lower PMDATL MOVWE ; FSR0++ MOVIW ; Load second data byte into upper MOVWF PMDATH PMADRL,W 0x0F MOVF ; Check if lower bits of address are '00000' XORLW ; Check if we're on the last of 16 addresses 0x0F ANDLW STATUS,Z ; Exit if last of 16 words, BTFSC GOTO START WRITE MOVLW 55h ; Start of required write sequence: MOVWF PMCON2 ; Write 55h Required Sequence MOVLW 0AAh MOVWF PMCON2 ; Write AAh BSF ; Set WR bit to begin write PMCON1,WR NOP ; NOP instructions are forced as processor ; loads program memory write latches NOP INCE PMADRL, F ; Still loading latches Increment address GOTO LOOP ; Write next latches START WRITE BCF PMCON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF PMCON2 ; Write 55h BSF NOP 0AAh ; ; Write AAh PMCON2 PMCON1,WR ; Set WR bit to begin write ; NOP instructions are forced as processor writes ; all the program memory write latches simultaneously NOP ; to program memory. ; After NOPs, the processor ; stalls until the self-write process in complete ; after write processor continues with 3rd instruction PMCON1,WREN BCF ; Disable writes BSF INTCON, GIE ; Enable interrupts


10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 10-7:

FLASH PROGRAM MEMORY MODIFY FLOWCHART



10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2 :	USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)
---------------------	---

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No


EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address: PROG ADDR LO (must be 00h-08h) data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO PROG_ADDR_LO ; PMADRL ; BANKSEL PMADRL MOVLW ; Store LSB of address MOVWE PMADRH CLRF ; Clear MSB of address BSF PMCON1,CFGS ; Select Configuration Space BCF INTCON, GIE ; Disable interrupts PMCON1,RD BSF ; Initiate read NOP ; Executed (See Figure 10-2) ; Ignored (See Figure 10-2) NOP INTCON,GIE ; Restore interrupts BSF PMDATL,W ; Get LSB of word
PROG_DATA_LO ; Store in user location MOVE MOVWE MOVF PMDATH,W ; Get MSB of word MOVWF PROG DATA HI ; Store in user location

10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.6 Flash Program Memory Control Registers

REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '	0'	
u = Bit is unchang	ed	x = Bit is unknown		-n/n = Value at I	POR and BOR/Va	lue at all other Re	sets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

PMDAT<7:0>: Read/write value for Least Significant bits of program memory

REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	—			PMDA	T<13:8>		
bit 7		•					bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
R/W-0/U	R/W-0/0	K/W-0/U	R/W-0/U	R/W-0/U	R/W-0/U	N/W-0/U	N/W-0/U
			PMAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '	כי	
u = Bit is unchang	ed	x = Bit is unknowr	า	-n/n = Value at	POR and BOR/Va	lue at all other Re	esets

u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PMADR<7:0**

PMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
-				PMADR<14:8>	>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 **PMADR<14:8>**: Specifies the Most Significant bits for program memory address

U-1 ⁽¹⁾	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
_	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7		·					bit (
Legend:							
R = Readable		W = Writable t	bit	U = Unimpleme	-		
S = Bit can o	2	x = Bit is unkn				Value at all other I	Resets
'1' = Bit is se	t	'0' = Bit is clea	ired	HC = Bit is clea	red by hardware	e	
bit 7	Unimplement	ted: Read as '1'					
bit 6	CFGS: Config	uration Select bi	t				
		Configuration, Us Flash program me		e ID Registers			
bit 5	LWLO: Load	Write Latches Or	ly bit ⁽³⁾				
						next WR comman	
		essed program mitiated on the nex		h is loaded/update	ed and a write of	all program mem	ory write latche
bit 4	FREE: Progra	ım Flash Erase E	nable bit				
					rdware cleared	upon completion)	
	0 = Performs	an write operation	on on the next W	/R command			
bit 3		gram/Erase Error	0				
		n indicates an im et attempt (write		•	ce attempt or te	rmination (bit is s	et automatical
		ram or erase ope	,	,			
bit 2		am/Erase Enable		,			
	•	rogram/erase cyc					
	0 = Inhibits p	orogramming/eras	sing of program I	Flash			
bit 1	WR: Write Co	ntrol bit					
		a program Flash					
				leared by hardwa	re once operation	on is complete.	
		bit can only be so	· · · ·	omplete and inact	ive		
bit 0	RD: Read Cor						
			read. Read takes	s one cvcle. RD is	cleared in hard	ware. The RD bit	can only be s
		red) in software.					
	0 = Does not	t initiate a progra	m Flash read				
Note 1: U	Jnimplemented bit,	read as '1'.					
2:	The WRERR bit is a	,				ase operation is s	tarted (WR = 1
• • •		a second of conduction of the second					

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	gram Memory	/ Control Regist	ter 2		
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
S = Bit can only	y be set	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
PMCON1	_	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	97	
PMCON2	Program Memory Control Register 2									
PMADRL	PMADRL<7:0>									
PMADRH	-			F	MADRH<6:0	>			96	
PMDATL				PMDA	[L<7:0>				96	
PMDATH	-	PMDATH<5:0>								
INTCON	GIE	PEIE	TMR0IE INTE IOCIE TMR0IF INTF IOCIF						66	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory module.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	_	_			CLKOUTEN	BOREI	N<1:0>		40
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	=<1:0>	_	FOSC	<1:0>	40
	13:8	_	_	LVP	_	LPBOR	BORV	STVREN	_	44
CONFIG2	7:0	—	_	_	_	_	_	WRT	<1:0>	41

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- · LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1: PORT AVAILABILITY PER DEVICE


Device	PORTA
PIC12(L)F1501	•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



EXAMPLE 11-1: INITIALIZING PORTA

, INTS COME EXAMPLE IIIUSLIALES	;	This	code	example	illustrates	
---------------------------------	---	------	------	---------	-------------	--

- ; initializing the PORTA register. The
- ; other ports are initialized in the same
- ; manner.

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- SDO
- <u>SS</u>
- T1G
- CLC1
- NCO1

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

REGISTER 11-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
CWG1BSEL	CWG1ASEL	_		T1GSEL	_	CLC1SEL	NCO1SEL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	CWG1BSEL:	Pin Selection	bit				
		function is on					
	0 = CWG1B	function is on	RA0				
bit 6		Pin Selection					
		CWG1A function is on RA5 CWG1A function is on RA2					
			=				
bit 5-4	-	ted: Read as '	0.				
bit 3	T1GSEL: Pin						
		ction is on RA3	e				
		ction is on RA4					
bit 2	Unimplemen	ted: Read as '	0'				
bit 1		in Selection bit					
		Inction is on RA					
	0 = CLC1 fu	Inction is on RA	12				
bit 0		in Selection bit					
	1 = NCO1 fu	unction is on R	A5				

0 = NCO1 function is on RA1

11.2 PORTA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.2.1 ANSELA REGISTER

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

11.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown in Table 11-2.

Pin Name	Function Priority ⁽¹⁾
RA0	ICSPDAT DACOUT1
	CWG1B ⁽²⁾
	PWM2
	RA0
RA1	NCO1 ⁽²⁾
	RA1
RA2	DACOUT2
	CWG1A ⁽²⁾
	CWG1FLT
	CLC1 ⁽²⁾
	C1OUT
	PWM1
	RA2
RA3	None
RA4	CLKOUT
	CWG1B ⁽³⁾
	CLC1 ⁽³⁾
	PWM3
	RA4
RA5	CWG1A ⁽³⁾
	CLC2
	NCO1 ⁽³⁾
	PWM4
	RA5

TABLE 11-2: PORTA OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
	—	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7							bit 0	
Legend:								
R = Readable bit W = W		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = B		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared								
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-0	1 = Port pin is	RA<5:0> : PORTA I/O Value bits ⁽¹⁾ 1 = Port pin is ≥ ViH 0 = Port pin is ≤ ViL						

REGISTER 11-2: PORTA: PORTA REGISTER

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 11-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-1	R/W-1/1	R/W-1/1	R/W-1/1
_	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	TRISA<5:4>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated)

Note 1: Unimplemented, read as '1'.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7							bit 0

REGISTER 11-4: LATA: PORTA DATA LATCH REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'	
bit 5-4 LATA<5:4>: RA<5:4> Output Latch Va	lue bits ⁽¹⁾
bit 3 Unimplemented: Read as '0'	
bit 2-0 LATA<2:0>: RA<2:0> Output Latch Va	lue bits ⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 bit 4	Unimplemented: Read as '0' ANSA4 : Analog Select between Analog or Digital Function on pins RA4, respectively 1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	
bit 7							bit 0	
Legend:								
R = Readable I	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 11-6: WPUA: WEAK PULL-UP PORTA REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 WPUA<5:0>: Weak Pull-up Register bits⁽³⁾ 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in configured as an output.
- **3:** For the WPUA3 bit, when MCLRE = 1, weak pull-up is internally enabled, but not reported here.

TABLE 11-3: \$	SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
----------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	103
APFCON	CWG1BSEL	CWG1ASEL	_	_	T1GSEL	—	CLC1SEL	NCO1SEL	100
LATA	—	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	103
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		143
PORTA	—	_	RA5	RA4	RA3	RA2	RA1	RA0	102
TRISA	—	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	102
WPUA	—	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	104

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. Note 1: Unimplemented, read as '1'.

TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	_	_	CLKOUTEN	BORE	N<1:0>	—	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		_	FOSC	<1:0>	40

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

12.0 INTERRUPT-ON-CHANGE

The PORTA and PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

12.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

12.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.




FIGURE 12-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM (PORTA EXAMPLE)

12.6 Interrupt-On-Change Registers

REGISTER 12-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	
bit 7				•		•	bit 0	
Legend:								
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'				
u = Bit is unchang	Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleare	ed					

bit 7-6 Unimplemented: Read as '0'

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as	'O'
--------------------------------	-----

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

bit 5-0

IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits 1 = An enabled change was detected on the associated pin.

- Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
- 0 = No change was detected, or the user cleared the detected change

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	103
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
IOCAF	—	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	107
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	107
IOCAP	—	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	107
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	102

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

Note 1: Unimplemented, read as '1'.

13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- Comparator positive input
- · Comparator negative input

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

13.1 Independent Gain Amplifier

The output of the FVR supplied to the ADC and comparators is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the comparator modules. Reference **Section 17.0 "Comparator Module"** for additional information.

13.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 27.0** "**Electrical Specifications**" for the minimum delay requirement.

FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 13-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

Peripheral	Conditions	Description
HFINTOSC	FOSC<1:0> = 00 and IRCF<3:0> = 000x	INTOSC is active and device is not in Sleep.
	BOREN<1:0> = 11	BOR always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.
LDO	All PIC12F1501 devices, when VREGPM = 1 and not in Sleep	The device runs off of the Low-Power Regulator when in Sleep mode.

13.3 FVR Control Registers

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY ⁽¹⁾	TSEN	TSRNG	CDAF\	/R<1:0>	ADFV	R<1:0>
bit 7		·					bit C
Lonordi							
Legend:	. 1. 11					(0)	
R = Readable		W = Writable		•	nented bit, read		1
u = Bit is unc	0	x = Bit is unki			at POR and BO		other Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Value dep	ends on condit	ion	
bit 7		ed Voltage Refe Iltage Referenc		bit			
bit 6	0 = Fixed Vo FVRRDY: Fix 1 = Fixed Vo	oltage Referenc ked Voltage Re oltage Referenc	e is disabled ference Ready e output is rea		nebled		
bit 5	TSEN: Tempo 1 = Tempera	erature Indicator iture Indicator is iture Indicator is	or Enable bit ⁽³ s enabled		ilableu		
bit 4	TSRNG: Tem 1 = VOUT = \	nperature Indica /DD - 4VT (High /DD - 2VT (Low	ator Range Se n Range)	election bit ⁽³⁾			
bit 3-2	CDAFVR<1: 11 = Compar 10 = Compar 01 = Compar	0>: Comparato ator Fixed Volt ator Fixed Volt ator Fixed Volt	r Fixed Voltag age Reference age Reference age Reference	e Peripheral ou	tput is 4x (4.096 tput is 2x (2.048 tput is 1x (1.024	3V) ⁽²⁾	
bit 1-0	ADFVR<1:0> 11 = ADC Fix 10 = ADC Fix 01 = ADC Fix	ADC Fixed V ked Voltage Re ked Voltage Re ked Voltage Re	oltage Refere ference Peripl ference Peripl ference Peripl	nce Selection b heral output is a heral output is a heral output is heral output is a	bit 4x (4.096V) ⁽²⁾ 2x (2.048V) ⁽²⁾ 1x (1.024V)		
2: Fix	/RRDY is alway ked Voltage Refe	erence output o	cannot exceed	VDD.			

3: See Section 14.0 "Temperature Indicator Module" for additional information.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR>1:0>		ADFVF	R<1:0>	110

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS01333) for more details regarding the calibration process.

14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

EQUATION 14-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 13.0 "Fixed Voltage Reference (FVR)**" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs. range setting.

TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 15.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

IABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR	TABLE 14-2:	SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR
--	--------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVF	२<1:0>	118

Legend: Shaded cells are unused by the temperature indicator module.


15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

FIGURE 15-1: ADC BLOCK DIAGRAM

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



© 2011 Microchip Technology Inc.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are 7 channel selections available:

- AN<3:0> pins
- Temperature Indicator
- DAC
- FVR (Fixed Voltage Reference) Output

Refer to Section 13.0 "Fixed Voltage Reference (FVR)" and Section 14.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- VDD

See Section 13.0 "Fixed Voltage Reference (FVR)" for more details on the Fixed Voltage Reference.

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 27.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock F	Period (TAD)	Device Frequency (Fosc)				
ADC Clock Source	ADCS<2:0>	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	100	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/8	001	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾
FRC	x11	1.0-6.0 μs ^(1,4)				

Legend: Shaded cells are outside of recommended range.


Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.





15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1: Th	ne ADIF bit is set at the completion of
	very conversion, regardless of whether not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

15.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

FIGURE 15-3: 10-BIT A/D CONVERSION RESULT FORMAT



15.2 ADC Operation

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 15.2.6 "A/D Conver-
	sion Procedure".

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Auto-conversion sources are:

- TMR0
- TMR1
- TMR2
- C1
- CLC1
- CLC2

15.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - · Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 15.3 "A/D Acquisition Requirements".

EXAMPLE 15-1: A/D CONVERSION

; This code block configures the ADC ; for polling, Vdd and Vss references, Frc ; clock and ANO input. ;Conversion start & polling for completion ; are included. BANKSEL ADCON1 MOVLW B'11110000' ;Right justify, Frc ;clock MOVWF ADCON1 ;Vdd and Vss Vref+ BANKSEL TRISA ; BSF TRISA,0 ;Set RA0 to input BANKSEL ANSEL ; ANSEL,0 ;Set RA0 to analog BSF BANKSEL ADCON0 ; B'00000001' ;Select channel ANO MOVLW ;Turn ADC On MOVWF ADCON0 SampleTime ;Acquisiton delay CALL ADCON0, ADGO ; Start conversion BSF BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESH ; MOVF ADRESH,W ;Read upper 2 bits RESULTHI ;store in GPR space MOVWF BANKSEL ADRESL ; ADRESL,W MOVE ;Read lower 8 bits MOVWE RESULTLO ;Store in GPR space

15.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 15-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend			
R = Rea	dable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is	unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit	s set	'0' = Bit is cleared	
bit 7	Unimplem	ented: Read as '0'	
bit 6-2	CHS<4:0>	: Analog Channel Select bits	3
	00000 = A	NO	
	00001 = A	N1	
	00010 = A		
	00011 = A		
	00100 = F	Reserved. No channel conne	cted.
	•		
	•		
	11100 = F	Reserved. No channel conne	cted
		emperature Indicator ⁽¹⁾	
		AC (Digital-to-Analog Conve	erter) ⁽²⁾
	11111 = F	VR (Fixed Voltage Reference	e) Buffer 1 Output ⁽³⁾
bit 1	GO/DONE	: A/D Conversion Status bit	
	1 = A/D co	nversion cycle in progress.	Setting this bit starts an A/D conversion cycle.
	This bit	is automatically cleared by	hardware when the A/D conversion has completed.
	0 = A/D co	nversion completed/not in p	rogress
bit 0	ADON: AD	C Enable bit	
	1 = ADC is	enabled	
	0 = ADC is	disabled and consumes no	operating current
Note 1:	See Section 14	0 "Temperature Indicator	Module" for more information.
2:	See Section 16	6.0 "Digital-to-Analog Conv	verter (DAC) Module" for more information.
э.	See Section 12	0 "Eived Voltage Beforen	co (E)(P)" for more information

3: See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
ADFM		ADCS<2:0>				ADPREF<1:0>				
bit 7	·						bit C			
Legend:										
R = Readable bit		W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets			
'1' = Bit is set	t	'0' = Bit is cle	'0' = Bit is cleared							
bit 6-4	loaded. ADCS<2:0> 000 = Fosc 001 = Fosc 010 = Fosc	: A/D Conversic :/2 :/8 :/32 (clock supplied f :/4 :/16	on Clock Selec	ot bits		hen the conve	rsion result is			
		(clock supplied f	rom a dedicat	ed RC oscillato	r)					
bit 3-2	-	nted: Read as '								
bit 1-0	00 = VREF+ 01 = Reserv	is connected to	VDD	-	ation bits					

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See Section 27.0 "Electrical Specifications" for details.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	TRIGSI	EL<3:0>		_	—	—	_
it 7							bit 0
.egend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
= Bit is unch	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
l' = Bit is set		'0' = Bit is cle	ared				
	0010 = Res 0011 = TMF 0100 = TMF 0101 = TMF	R0 Overflow ⁽²⁾ R1 Overflow ⁽²⁾					

REGISTER 15-3: ADCON2: A/D CONTROL REGISTER 2

bit 3-0

Unimplemented: Read as '0' **Note 1:** This is a rising edge sensitive input for all sources.

1111 = Reserved

2: Signal also sets its corresponding interrupt flag.

REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u					
	ADRES<9:2>											
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'						
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Re-							other Resets					
'1' = Bit is set		'0' = Bit is clea	ared									

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

REGISTER 15-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | 6<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower 2 bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

REGISTER 15-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—	—	_	_		ADRES<9:8>			
bit 7		· · · · · · · · · · · · · · · · · · ·					bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

 bit 7-2
 Reserved: Do not use.

 bit 1-0
 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

REGISTER 15-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
	ADRES<7:0>										
bit 7	bit 7 bit 0										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower 8 bits of 10-bit conversion result

15.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V VDD$
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - 1}) ; combining [1] and [2]$$

Note: Where n = number *of bits of the ADC.*

Solving for TC:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln(1/2047)$$
$$= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$
$$= 1.12\mu s$$


Therefore:

$$TACQ = 5\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$


= 7.37\mu s

Note 1: The reference voltage (VREF+) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.







© 2011 Microchip Technology Inc.

DS41615A-page 125

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_		CHS<4:0> GO/DONE ADON					119	
ADCON1	ADFM		ADCS<2:0> — — ADF					F<1:0>	120
ADCON2		TRIGSEL<3:0> — — — —							121
ADRESH	A/D Result I	VD Result Register High							
ADRESL	A/D Result I	/D Result Register Low							122, 123
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	103
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
PIE1	TMR1GIE	ADIE	_	_	_	—	TMR2IE	TMR1IE	67
PIR1	TMR1GIF	ADIF	—	—	_	—	TMR2IF	TMR1IF	70
TRISA	—	—	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	102
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	<1:0>	110

TABLE 15-2: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Note 1: Unimplemented, read as '1'.

16.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF+ pin
- VDD supply voltage

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT1 pin
- DACOUT2 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

EQUATION 16-1: DAC OUTPUT VOLTAGE

IF DACEN = 1

 $VOUT = \left((VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$

IF DACEN = 0 and DACLPS = 1 and DACR[4:0] = 11111

VOUT = VSOURCE +

IF DACEN = 0 and DACLPS = 0 and DACR[4:0] = 00000

VOUT = VSOURCE -

VSOURCE+ = VDD, VREF, or FVR BUFFER 2

VSOURCE - = VSS

16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Section 27.0 "Electrical Specifications".

16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

16.3 DAC Voltage Reference Output

The DAC voltage can be output to the DACOUT1 and DACOUT2 pins by setting the respective DACOE1 and DACOE2 pins of the DACCON0 register. Selecting the DAC reference voltage for output on either DACOUTx pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUTx pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to either DACOUTx pin. Figure 16-2 shows an example buffering technique.







FIGURE 16-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



16.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

16.5 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.

16.6 DAC Control Registers

REGISTER 16-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

	-		-	-		-				
R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	U-0			
DACEN	_	DACOE1	DACOE2	—	DACPSS	_	—			
bit 7							bit 0			
Legend:										
R = Readable bi	it	W = Writable b	it	U = Unimplem	ented bit, read as	'0'				
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets						Resets				
'1' = Bit is set '0' = Bit is cleared										
bit 7	DACEN: DAC Enable bit									
	1 = DAC is enabled									
	0 = DAC is dis	sabled								
bit 6	Unimplemente	ed: Read as '0'								
bit 5	DACOE1: DAC Voltage Output Enable bit									
		ge level is also a	•	•						
	 DAC voltage level is disconnected from the DACOUT1 pin 									
bit 4		Voltage Output								
		ge level is also a								
		ge level is disco	nnected from th	e DACOUT2 pin	l					
bit 3	Unimplemente	ed: Read as '0'								
bit 2		Positive Source	e Select bit							
	1 = VREF+ pi	in								
	0 = VDD									
bit 1-0	Unimplemente	ed: Read as '0'								

REGISTER 16-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVR1	ADFVR0	161
DACCON0	DACEN	_	DACOE1	DACOE2	_	DACPSS			130
DACCON1	—	_				DACR<4:0>			130

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

17.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference

17.1 Comparator Overview

A single comparator is shown in Figure 17-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.


The comparators available for this device are located in Table 17-1.

TABLE 17-1: COMPARATOR AVAILABILITY PER DEVICE

Device	C1
PIC12F1501	•
PIC12LF1501	٠

FIGURE 17-1: SIN

SINGLE COMPARATOR






FIGURE 17-2: COMPARATOR MODULES SIMPLIFIED BLOCK DIAGRAM

17.2 Comparator Control

Each comparator has 2 control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 17-1) contain Control and Status bits for the following:

- Enable
- Output selection
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Output synchronization

The CMxCON1 registers (see Register 17-2) contain Control bits for the following:

- Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- · Negative input channel selection

17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

17.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register
	overrides the PORT data latch. Setting
	the CxON bit of the CMxCON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

17.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-2 shows the output state versus input conditions, including polarity control.

TABLE 17-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

17.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

17.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See Section 27.0 "Electrical Specifications" for more information.

17.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 19.5 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

17.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from a comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 19-1) for more information.

17.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

17.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

17.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable the output drivers.

17.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 27.0 "Electrical Specifications" for more details.


17.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

 Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0			
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC			
bit 7	·						bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
u = Bit is unc		x = Bit is unkr		•	at POR and BC		other Resets			
'1' = Bit is set	0	'0' = Bit is cle	ared							
bit 7	CxON: Com	parator Enable	bit							
	1 = Compara	ator is enabled a ator is disabled		no active pow	ver					
bit 6	CxOUT: Cor	nparator Output	bit							
		(inverted polar	<u>ity):</u>							
		1 = CxVP < CxVN								
	0 = CxVP > CxVN If CxPOL = 0 (non-inverted polarity):									
	1 = CxVP > CxVN									
	0 = CxVP <	CxVN								
bit 5	CxOE: Com	parator Output I	Enable bit							
	drive the	is present on th e pin. Not affect is internal only		Requires that t	the associated T	RIS bit be clea	red to actually			
bit 4		-	t Polarity Sele	ct hit						
		CxPOL: Comparator Output Polarity Select bit 1 = Comparator output is inverted								
	•	0 = Comparator output is not inverted								
bit 3	Unimpleme	nted: Read as '	0'							
bit 2	CxSP: Com	parator Speed/F	ower Select b	oit						
	1 = Comparator operates in normal power, higher speed mode									
	0 = Comparator operates in low-power, low-speed mode									
bit 1		CxHYS: Comparator Hysteresis Enable bit								
		1 = Comparator hysteresis enabled								
	•	ator hysteresis								
bit 0		omparator Outp	•			_				
		ator output to I updated on the i			ronous to chang	ges on Timer1	CIOCK SOURCE			
	Output t		ומווווע כעעל טו		304165.					

REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
CxINTP	CxINTN	CxPCI	H<1:0>			CxNCH<2:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	hit	U = Unimpler	nented bit, read	1 as '0'			
u = Bit is unch		x = Bit is unkr			,	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	CxINTP: Cor	nparator Interru	pt on Positive	Going Edge E	nable bits				
				n a positive goi					
bit 6	CxINTN: Cor	nparator Interru	pt on Negativ	e Going Edge I	Enable bits				
	1 = The CxIF	= The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit							
	0 = No interr	upt flag will be	set on a nega	tive going edge	of the CxOUT	bit			
bit 5-4		•	•	Channel Select	bits				
		connects to Vss							
		 CxVP connects to FVR Voltage Reference CxVP connects to DAC Voltage Reference 							
		onnects to CxII							
bit 3	Unimplemen	ted: Read as '	0'						
bit 2-0	CxNCH<2:0>	: Comparator I	Vegative Input	t Channel Seleo	ct bits				
	111 = Reser								
	110 = Reserved								
101 = Reserved 100 = CxVN connects to FVR Voltage reference									
		connects to C							
		connects to C							
		connects to C ² connects to C ²							
			r∠nivo- pin						

REGISTER 17-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0/0
—	—	_	_	_	_	_	MC1OUT
bit 7 b							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 Unimplemented: Read as '0'

bit 0 MC10UT: Mirror Copy of C10UT bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	_	ANSA2	ANSA1	ANSA0	103
CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	137
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	_		C1NCH<2:0>	•	138
CMOUT	—	—	—	_	_	—	_	MC1OUT	138
DACCON0	DACEN	_	DACOE1	DACOE2	_	DACPSS	_	_	130
DACCON1	—	—	_	DACR<4:0>					130
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	110
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
PIE2	—	—	C1IE	_	_	NCO1IE	_	—	68
PIR2	—	_	C1IF	—	_	NCO1IF	_	_	71
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	102
LATA	—	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	103
TRISA	_		TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	102

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: Unimplemented, read as '1'.

NOTES:

18.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- · TMR0 can be used to gate Timer1

Figure 18-1 is a block diagram of the Timer0 module.

18.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.


18.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

FIGURE 18-1: BLOCK DIAGRAM OF THE TIMER0



18.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the TOCKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION_REG register.

18.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

18.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the						
	processor from Sleep since the timer is						
	frozen during Sleep.						

18.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 27.0 "Electrical Specifications".

18.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

R/W-1/1

bit 0

18.2 **Option and Timer0 Control Register**

R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 R/W-1/1 WPUEN INTEDG TMR0CS TMR0SE PSA PS<2:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7 WPUEN: Weak Pull-Up Enable bit 1 = All weak pull-ups are disabled (except \overline{MCLR} , if it is enabled) 0 = Weak pull-ups are enabled by individual WPUx latch values bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of INT pin

REGISTER 18-1: OPTION_REG: OPTION REGISTER

	0 = Interrupt on falling edge of INT pin
bit 5	TMR0CS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (Fosc/4)
bit 4	TMR0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin
bit 3	PSA: Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS<2:0>: Prescaler Rate Select bits

Bit Value	Timer0 Rate			
000	1:2			
001	1:4			
010	1:8			
011	1:16			
100	1:32			
101	1:64			
110	1 : 128			
111	1 : 256			

SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0 **TABLE 18-1:**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON2 TRIGSEL<3:0> — — —							_	121	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		143		
TMR0	Holding Register for the 8-bit Timer0 Count								
TRISA	_		TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	102

- = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module. Legend:

Page provides register information.

Note 1: Unimplemented, read as '1'.

NOTES:

19.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- · Special Event Trigger
- · Selectable Gate Source Polarity
- · Gate Toggle mode

- Gate Value Status
 - Gate Event Interrupt

· Gate Single-Pulse mode

Figure 19-1 is a block diagram of the Timer1 module.




FIGURE 19-1: TIMER1 BLOCK DIAGRAM

19.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 19-1 displays the Timer1 enable selections.

TABLE 19-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

19.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 19-2 displays the clock source selections.

19.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

 Asynchronous event on the T1G pin to Timer1 gate

19.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS<1:0> T1OSCEN Clock Source 11 x LFINTOSC 10 0 External Clocking on T1CKI Pin 01 x System Clock (Fosc) 00 x Instruction Clock (Fosc/4)

TABLE 19-2: CLOCK SOURCE SELECTIONS

19.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

19.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

19.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

19.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

19.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register. When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 19-3 for timing details.

TABLE 19-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
1	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

19.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 19-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 19-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output sync_C1OUT (optionally synchronized comparator output)
11	Reserved

19.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 gate circuitry.

19.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

19.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 19-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

19.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 19-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 19-6 for timing details.

19.5.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.6 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

19.7 Timer1 Operation During Sleep


Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

FIGURE 19-2: TIMER1 INCREMENTING EDGE



19.7.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.




FIGURE 19-4: TIMER1 GATE TOGGLE MODE




FIGURE 19-5:	TIMER1 GATE SINGLE-P	ULSE MODE	
TMR1GE			
T1GPOL			
T1GSPM			
T1GG <u>O/</u> DONE	✓ Set by software Counting enabled or	1	Cleared by hardware on falling edge of T1GVAL
t1g_in	rising edge of T1G		
тіскі			
T1GVAL			
Timer1	N	<u>N + 1</u>	N + 2
TMR1GIF	Cleared by software		Cleared by Set by hardware on falling edge of T1GVAL

FIGURE 19-6:	TIMER1 GATE SINGLE	E-PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE t1g_in	✓ Set by software Counting enabled rising edge of T10	on G
тіскі		
T1GVAL		
Timer1	Ν	<u>N + 1</u> <u>N + 2</u> <u>N + 3</u> <u>N + 4</u>
TMR1GIF	 Cleared by software 	Set by hardware on falling edge of T1GVAL

19.8 Timer1 Control Registers

REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u		
TMR10	CS<1:0>	T1CKP	S<1:0>	_	T1SYNC	YNC – TMR10			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'			
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all	other Resets		
1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	TMR1CS<1:0	D>: Timer1 Cloc	k Source Sele	ect bits					
		clock source is l							
		clock source is	• •						
		clock source is s							
		clock source is i		. ,					
bit 5-4		>: Timer1 Input	Clock Presca	le Select bits					
	11 = 1:8 Pres								
	10 = 1:4 Pres								
	00 = 1:1 Pres								
bit 3	Unimplemen	ted: Read as ')'						
bit 2	TISYNC: Tin	ner1 Synchroniz	ation Control	bit					
		ynchronize asyı							
		nize asynchrono		•	lock (Fosc)				
bit 1	Unimplemen	ted: Read as ')'						
bit 0	TMR1ON: Tir	mer1 On bit							
	1 = Enables	Timer1							
	0 = Stops Tir	mer1 and clears	Timor1 asta	flip flop					

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function bit 6 T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate lip-flop toggles on every rising edge. bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 gate single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not bee										
bit 7 DONE bit 7 DONE bit 7 DONE Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 1 = Timer1 counting is controlled by the Timer1 gate function 0 Timer1 counting is controlled by the Timer1 gate function bit 6 T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Mode is disabled 1 = Timer1 gate single-pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition is cready, waiting for an edge </td <td>R/W-0/u</td> <td>R/W-0/u</td> <td>R/W-0/u</td> <td>R/W-0/u</td> <td>R/W/HC-0/u</td> <td>R-x/x</td> <td>R/W-0/u</td> <td>R/W-0/u</td>	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u		
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function bit 6 T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-hold (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 gate flip-flop toggles on every rising edge. bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GG0/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL: Timer1 Gate Source Select bits 1 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C10UT) 0 = Cimar1 optionally synchronized	TMR1GE	T1GPOL	T1GTM	T1GSPM		T1GVAL	T1GS	S<1:0>		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function 0 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 bit 5 TIGTM: Timer1 Gate Toggle mode is disabled 0 = Timer1 gate file-flop toggles on every rising edge. bit 4 TIGSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is disabled bit 3 TIGGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 TIGGVL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L.	bit 7	•		• 			•	bit (
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 TMR1GE : Timer1 Gate Enable bit <u>If TMR1ON = 0</u> : This bit is ignored <u>If TMR1ON = 1</u> : 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function 0 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-high (Timer1 counts when gate is low) bit 5 TIGTM : Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. bit 4 TIGSPM : Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is disabled bit 3 TIGGO/DONE : Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 TIGSVL : Timer1 Gate Current State bit Indicates the current State of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits 1 = Reserved 1 = Timer0 overflow output	Legend:									
'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 TMR1GE: Timer1 Gate Enable bit If <u>TMR1ON = 0</u> : This bit is ignored If <u>TMR1ON = 1</u> : 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function bit 6 T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-low (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is high) 0 = Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. 1 = Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is disabled 1 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits 1 = Reserved 1 = Reserved <t< td=""><td>R = Readable</td><td>bit</td><td>W = Writable</td><td>bit</td><td>U = Unimplen</td><td>nented bit, read</td><td>d as '0'</td><td></td></t<>	R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
bit 7 TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored I = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function bit 6 T1GPOL : Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 T1GTM : Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is controlling Timer1 gate 0 = Timer1 Gate Single-Pulse acquisition Status bit 1 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL : Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits <	u = Bit is unch	nanged	x = Bit is unk	nown	-n/n = Value a	t POR and BC	R/Value at all o	other Resets		
If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function bit 6 TIGPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 bit 5 TIGTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. bit 4 TIGSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled 0 = Timer1 Gate Single-Pulse mode is disabled bit 3 TIGGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 TIGVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C10UT) 01 = Timer0 overflow output	'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cle	eared by hardv	vare			
 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) bit 5 T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits 1 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output 	bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	<u>= 0</u> : lored <u>= 1</u> : counting is conf	rolled by the T		tion				
 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge. bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output 	bit 6	1 = Timer1 g	ate is active-hi	gh (Timer1 co						
bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output	bit 5	1 = Timer1 (0 = Timer1 (T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared							
 0 = Timer1 Gate Single-Pulse mode is disabled bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit Timer1 gate single-pulse acquisition is ready, waiting for an edge Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Source Select bits Reserved Comparator 1 optionally synchronized output (sync_C1OUT) Timer0 overflow output 	bit 4	-		-						
 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE). bit 0 T1GSS<1:0>: Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output 						ntrolling Timer	1 gate			
 0 = Timer1 gate single-pulse acquisition has completed or has not been started bit 2 T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE). bit 0 T1GSS<1:0>: Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output 	bit 3	T1GGO/DOM	E: Timer1 Gat	e Single-Pulse	Acquisition Sta	itus bit				
Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE). bit 0 T1GSS<1:0>: Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output				•		•	n started			
Unaffected by Timer1 Gate Enable (TMR1GE). bit 0 T1GSS<1:0>: Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output	bit 2	T1GVAL: Tin	GVAL: Timer1 Gate Current State bit							
 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output 										
	bit 0	T1GSS<1:0>: Timer1 Gate Source Select bits 11 = Reserved 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 01 = Timer0 overflow output								

REGISTER 19-2: T1GCON: TIMER1 GATE CONTROL REGISTER

19.8.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

TABLE 19-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER
--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	103
APFCON	CWG1BSEL	CWG1ASEL	_	—	T1GSEL	-	CLC1SEL	NCO1SEL	100
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
PIE1	TMR1GIE	ADIE	_	—	—	_	TMR2IE	TMR1IE	67
PIR1	TMR1GIF	ADIF	_	—	—	_	TMR2IF	TMR1IF	70
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Count								
TMR1L	Holding Regis	ster for the Lea	st Significant I	INTE IOCIE TMR0IF INTF IOCIF — — — TMR2IE TMR1IE — — — TMR2IF TMR1IE gnificant Byte of the 16-bit TMR1 Count TMR2IF TMR1IF ignificant Byte of the 16-bit TMR1 Count TRISA5 TRISA4 —				149*	
TRISA	_	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	102
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	_	T1SYNC	_	153	
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	154

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

NOTES:


20.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR2 match with PR2, respectively

See Figure 20-1 for a block diagram of Timer2.





20.1 Timer2 Operation


The clock input to the Timer2 module is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 20.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- a write to the T2CON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction



20.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

20.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the PWMx module, where it is used as a time base for operation.

20.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
_		T2OUT	PS<3:0>		TMR2ON	T2CKF	°S<1:0>			
bit 7	·						bit			
Legend:	-1		L 14			L = = 10 ²				
R = Readal		W = Writable			mented bit, read					
u = Bit is ur	-	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is s	set	'0' = Bit is clea	ared							
bit 7	Unimpleme	ented: Read as '	0'							
bit 6-3	-	3:0>: Timer2 Ou		er Select hits						
	0000 = 1:1									
	0001 = 1:2									
		0010 = 1:3 Postscaler								
	0011 = 1:4	0011 = 1:4 Postscaler								
		0100 = 1:5 Postscaler								
		0101 = 1:6 Postscaler								
		0110 = 1:7 Postscaler								
		0111 = 1:8 Postscaler 1000 = 1:9 Postscaler								
	1000 = 1.9 1001 = 1:10									
		1010 = 1:11 Postscaler 1011 = 1:12 Postscaler								
		1100 = 1:13 Postscaler								
	1101 = 1:14	1101 = 1:14 Postscaler								
	1110 = 1:15	1110 = 1:15 Postscaler								
	1111 = 1:16	3 Postscaler								
bit 2	TMR2ON: T	Timer2 On bit								
	1 = Timer2	is on								
	0 = Timer2	is off								
bit 1-0	T2CKPS<1:	:0>: Timer2 Cloc	k Prescale Se	elect bits						
	00 = Presca	aler is 1								
	01 = Presca									
	10 = Presca	aler is 16								

REGISTER 20-1: T2CON: TIMER2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
PIE1	TMR1GIE	ADIE	_	_		—	TMR2IE	TMR1IE	67
PIR1	TMR1GIF	ADIF	_			—	TMR2IF	TMR1IF	70
PR2	Timer2 Mod	ule Period Re	Period Register					157*	
PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL		—		_	165
PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	-	—		_	165
PWM3CON	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	—	_	—	165
PWM4CON	PWM4EN	PWM4OE	PWM4OUT	PWM4POL	_	—	_	—	165
T2CON	_		T2OUTF	PS<3:0>		TMR2ON	T2CKP	S<1:0>	159
TMR2	Holding Reg	ister for the 8	-bit TMR2 Co	unt					157*

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

21.0 PULSE-WIDTH MODULATION (PWM) MODULE

The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:


- PR2
- T2CON
- PWMxDCH
- PWMxDCL
- PWMxCON

Figure 21-2 shows a simplified block diagram of PWM operation.

Figure 21-1 shows a typical waveform of the PWM signal.

For a step-by-step procedure on how to set up this module for PWM operation, refer to Section 21.1.9 "Setup for PWM Operation using PWMx Pins".

FIGURE 21-1: PWM OUTPUT



PWMxDCL<7:6> **Duty Cycle registers PWMxDCH PWMxOUT** to other peripherals: CLC and CWG Latched (Not visible to user) Output Enable (PWMxOE) **TRIS Control** Comparator R Q 🗙 PWMx Q S TMR2 Module (1) Output Polarity (PWMxPOL) TMR2 ٦Ľ Comparator 47 Clear Timer, PWMx pin and latch Duty Cycle PR2 Note 1: 8-bit timer is concatenated with the two Least Significant bits of 1/Fosc adjusted by the Timer2 prescaler to create a 10-bit time base.

FIGURE 21-2: SIMPLIFIED PWM BLOCK DIAGRAM

© 2011 Microchip Technology Inc.

21.1 **PWMx Pin Configuration**

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

Note:	Clearing the PWMxOE bit will relinquish
	control of the PWMx pin.

21.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. Timer2 and PR2 set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note:	The Timer2 postscaler is not used in the
	determination of the PWM frequency. The
	postscaler could be used to have a servo
	update rate at a different frequency than
	the PWM output.

All PWM outputs associated with Timer2 are set when TMR2 is cleared. Each PWMx is cleared when TMR2 is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to PR2, the PWM output is never cleared (100% duty cycle).

Note: The PWMxDCH and PWMxDCL registers are double buffered. The buffers are updated when Timer2 matches PR2. Care should be taken to update both registers before the timer match occurs.

21.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

21.1.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 21-1.

EQUATION 21-1: PWM PERIOD

PWM Period = [(PR2) + 1] • 4 • TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note:	The Timer2 postscaler has no effect on						
the PWM operation.							

21.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 21-2 is used to calculate the PWM pulse width.

Equation 21-3 is used to calculate the PWM duty cycle ratio.

EQUATION 21-2: PULSE WIDTH

 $Pulse Width = (PWMxDCH:PWMxDCL<7:6>) \bullet$

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

EQUATION 21-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(PWMxDCH:PWMxDCL<7:6>)}{4(PR2+1)}$$

The 8-bit timer TMR2 register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

21.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 21-4.

EQUATION 21-4: PWM RESOLUTION

Resolution = $\frac{\log[4(PR2 + 1)]}{\log(2)}$ bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 21-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc =

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 64)	64	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 21-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 64)	64	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

21.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

21.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to **Section 5.0 "Oscillator Module**" for additional details.

21.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

21.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- 4. Clear the PWMxDCH register and bits <7:6> of the PWMxDCL register.
- 5. Configure and start Timer2:
- Clear the TMR2IF interrupt flag bit of the PIR1 register. See Note below.
- Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
- Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See Note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the PWMxOE bit of the PWMxCON register.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - **2:** For operation with other peripherals only, disable PWMx pin outputs.

21.2 **PWM Register Definitions**

REGISTER 21-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	U-0	
PWMxEN	PWMxOE	PWMxOUT	PWMxPOL	—	—	_	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7	PWMxEN: P	WM Module En	able bit					
	1 = PWM mo	dule is enable	d					
	0 = PWM mc	odule is disable	d					
bit 6	PWMxOE: P	WM Module Ou	utput Enable bi	t				
	1 = Output to	PWMx pin is e	enabled					
	0 = Output to	PWMx pin is o	disabled					
bit 5	PWMxOUT: F	PWM Module C	Output Value bi	t				
bit 4	PWMxPOL:	PWMx Output I	Polarity Select	bit				
	1 = PWM output is active-low							
	0 = PWM ou	tput is active-h	igh					
bit 3-0	Unimplemen	ted: Read as '	0'					

REGISTER 21-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PWMxE	DCH<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	t	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkno	wn	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cleare	ed				

bit 7-0 PWMxDCH<7:0>: PWM Duty Cycle Most Significant bits

These bits are the MSbs of the PWM duty cycle. The two LSbs are found in the PWMxDCL register.

REGISTER 21-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0		
PWMxDC	CL<7:6>	—	—	—	—	—	—		
bit 7			•			•	bit 0		
Legend:									
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
u = Bit is uncha	Bit is unchanged x = Bit is unknown			-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-6 **PWMxDCL<7:6>:** PWM Duty Cycle Least Significant bits These bits are the LSbs of the PWM duty cycle. The MSbs are found in the PWMxDCH register.

bit 5-0 Unimplemented: Read as '0'

TABLE 21-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
PR2	Timer2 module Period Register									
PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL	_	_	_	_	165	
PWM1DCH				PWM1D0	CH<7:0>				166	
PWM1DCL	PWM1D	CL<7:6>	_	_	—	_	—	_	166	
PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	_	_	_	166	
PWM2DCH	PWM2DCH<7:0>									
PWM2DCL	PWM2D	CL<7:6>	_	_	—	_	—	_	166	
PWM3CON	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	_	_	_	165	
PWM3DCH				PWM3D0	CH<7:0>				166	
PWM3DCL	PWM3D	CL<7:6>	_	_	—	_	—	_	166	
PWM4CON	PWM4EN	PWM4OE	PWM4OUT	PWM4POL	_	_	_	_	165	
PWM4DCH				PWM4D0	CH<7:0>				166	
PWM4DCL	PWM4D	CL<7:6>	—	_	_	_	_	_	166	
T2CON	—		T2OUT	PS<3:0>		TMR2ON	T2CKP	PS<1:0>	159	
TMR2				Timer2 modu	ule Register				157*	
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	102	

Legend: ____ = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

* Page provides register information. Note 1: Unimplemented, read as '1'.

22.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLC) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 16 input signals and through the use of configurable gates reduces the 16 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

Refer to Figure 22-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
- AND
- NAND
- AND-OR
- AND-OR-INVERT
- OR-XOR
- OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset




FIGURE 22-1: CLCx SIMPLIFIED BLOCK DIAGRAM

22.1 CLCx Setup

Programming the CLCx module is performed by configuring the 4 stages in the logic signal flow. The 4 stages are:

- Data selection
- Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

22.1.1 DATA SELECTION

There are 16 signals available as inputs to the configurable logic. Four 8-input multiplexers are used to select the inputs to pass on to the next stage. The 16 inputs to the multiplexers are arranged in groups of four. Each group is available to two of the four multiplexers, in each case, paired with a different group. This arrangement makes possible selection of up to two from a group without precluding a selection from another group.

Data inputs are selected with the CLCxSEL0 and CLCxSEL1 registers (Register 22-3 and Register 22-4, respectively).

Data inputs are selected with CLCxSEL0 and CLCxSEL1 registers (Register 22-3 and Register 22-4, respectively).

Data selection is through four multiplexers as indicated on the left side of Figure 22-2. Data inputs in the figure are identified by a generic numbered input name.

Table 22-1 correlates the generic input name to the actual signal for each CLC module. The columns labeled lcxd1 through lcxd4 indicate the MUX output for the selected data input. D1S through D4S are abbreviations for the MUX select input codes: LCxD1S<2:0> through LCxD4S<2:0>, respectively. Selecting a data input in a column excludes all other inputs in that column.

Note: Data selections are undefined at power-up.

Data Input	lcxd1 D1S	lcxd2 D2S	lcxd3 D3S	lcxd4 D4S	CLC 1	CLC 2
CLCxIN[0]	000	—	—	100	CLC1IN0	CLC2IN0
CLCxIN[1]	001	—	—	101	CLC1IN1	CLC2IN1
CLCxIN[2]	010	—	—	110	sync_C1OUT	sync_C1OUT
CLCxIN[3]	011	—	—	111	Reserved	Reserved
CLCxIN[4]	100	000	—	—	Fosc	Fosc
CLCxIN[5]	101	001	—	—	TMR0IF	TMR0IF
CLCxIN[6]	110	010	—	—	TMR1IF	TMR1IF
CLCxIN[7]	111	011	—	—	TMR2 = PR2	TMR2 = PR2
CLCxIN[8]	—	100	000	—	lc1_out	lc1_out
CLCxIN[9]	—	101	001	—	lc2_out	lc2_out
CLCxIN[10]	—	110	010	—	Reserved	Reserved
CLCxIN[11]	—	111	011	—	Reserved	Reserved
CLCxIN[12]	—	—	100	000	NCO10UT	LFINTOSC
CLCxIN[13]	—		101	001	HFINTOSC	ADFRC
CLCxIN[14]	_	_	110	010	PWM3OUT	PWM1OUT
CLCxIN[15]	—	—	111	011	PWM4OUT	PWM2OUT

TABLE 22-1:CLCx DATA INPUT SELECTION

22.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 22-2 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

CLCxGLS0	LCxG1POL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 22-5)
- Gate 2: CLCxGLS1 (Register 22-6)
- Gate 3: CLCxGLS2 (Register 22-7)
- Gate 4: CLCxGLS3 (Register 22-8)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 22-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

22.1.3 LOGIC FUNCTION

There are 8 available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- · Transparent Latch with Set and Reset

Logic functions are shown in Figure 22-3. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

22.1.4 OUTPUT POLARITY

The last stage in the configurable logic cell is the output polarity. Setting the LCxPOL bit of the CLCxCON register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

22.1.5 CLCx SETUP STEPS

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 and CLCxSEL1 registers (See Table 22-1).
- · Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxPOLy bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving the CLCx pin, set the LCxOE bit of the CLCxCON register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register or falling event.
 - Set the CLCxIE bit of the associated PIE registers.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

22.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR registers will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · LCxON bit of the CLCxCON register
- · CLCxIE bit of the associated PIE registers
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the associated PIR registers, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

22.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the CLCxOUT bits in the individual CLCxCON registers.

22.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

22.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.


The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.


In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

22.6 Alternate Pin Locations

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.





22.7 CLCx Control Registers

REGISTER 22-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
LCxEN	CXEN LCXOE LCXOUT LCXINTP				L	LCxMODE<2:0>				
bit 7							bit 0			
Legend:										
R = Readable		W = Writable		•	nented bit, read					
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	LCxEN: Con	figurable Logic	Cell Enable bi	it						
		able logic cell i			ionals					
		able logic cell i								
bit 6	LCxOE: Configurable Logic Cell Output Enable bit									
	1 = Configurable logic cell port pin output enabled									
	•	able logic cell p	• •							
bit 5		nfigurable Logi		-						
		•		•	I from lcx_out w					
bit 4		LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit								
		will be set wher will not be set	n a rising edge	e occurs on lcx	_out					
bit 3	LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit									
		will be set wher will not be set	n a falling edge	e occurs on lcx	_out					
bit 2-0	LCxMODE<2	2:0>: Configura	ble Logic Cell	Functional Mo	de bits					
	111 = Cell is 1-input transparent latch with S and R									
	110 = Cell is J-K flip-flop with R									
	101 = Cell is 2-input D flip-flop with R 100 = Cell is 1-input D flip-flop with S and R									
	011 = Cell is	• •	iop with 5 and							
	010 = Cell is									
	001 = Cell is									
	000 = Cell is	AND-OR								

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxPOL	—	—	—	LCxG4POL	LCxG3POL	LCxG2POL	LCxG1POL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxPOL: LC	OUT Polarity C	ontrol bit				
		ut of the logic of					
		ut of the logic of		erted			
bit 6-4	Unimplemen	ted: Read as '	0'				
bit 3		Gate 4 Output					
	•	•		n applied to the	logic cell		
		ut of gate 4 is r					
bit 2		Gate 3 Output	5				
		ut of gate 3 is i ut of gate 3 is i		n applied to the	logic cell		
bit 1	LCxG2POL:	Gate 2 Output	rol bit				
		ut of gate 2 is i ut of gate 2 is r		n applied to the	logic cell		
bit 0	LCxG1POL:	Gate 1 Output	Polarity Cont	rol bit			
	•	ut of gate 1 is i ut of gate 1 is r		n applied to the	logic cell		

REGISTER 22-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u				
0-0	r\/vv-x/u	LCxD2S<2:0>	i\/ VV-X/U	0-0	r, vv-x/u	LCxD1S<2:0>	rv vv-x/u				
		LCXD23<2.02				LCXD13~2.02	1.1.0				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'					
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value	at POR and BC	OR/Value at all o	ther Resets				
'1' = Bit is set	t	'0' = Bit is clea	ared								
bit 7	Unimpleme	nted: Read as 'o)'								
bit 6-4	LCxD2S<2:0	0>: Input Data 2	Selection Co	ntrol bits ⁽¹⁾							
	111 = CLC×	xIN[11] is selected for lcxd2									
		110 = CLCxIN[10] is selected for lcxd2									
	101 = CLC×	101 = CLCxIN[9] is selected for lcxd2									
		(IN[8] is selected									
		(IN[7] is selected									
		(IN[6] is selected									
		(IN[5] is selected									
1.1.0		(IN[4] is selected									
bit 3	•	nted: Read as '0		(1)							
bit 2-0	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾										
		111 = CLCxIN[7] is selected for lcxd1									
	110 = CLCxIN[6] is selected for lcxd1 101 = CLCxIN[5] is selected for lcxd1										
		<pre>(IN[4] is selected (IN[3] is selected</pre>									
		(IN[2] is selected									
		(IN[1] is selected									
		(IN[0] is selected									

REGISTER 22-3: CLCxSEL0: MULTIPLEXER DATA 1 AND 2 SELECT REGISTER

Note 1: See Table 22-1 for signal names associated with inputs.

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u					
_		LCxD4S<2:0>		—		LCxD3S<2:0>						
bit 7							bit 0					
Legend:												
R = Readab	ole bit	W = Writable I	oit	U = Unimplei	mented bit, rea	d as '0'						
u = Bit is un	nchanged	x = Bit is unkn	own	-n/n = Value	at POR and BC	R/Value at all o	ther Resets					
'1' = Bit is s	et	'0' = Bit is clea	ared									
bit 7	Unimplem	ented: Read as '0)'									
bit 6-4	LCxD4S<2	CxD4S<2:0>: Input Data 4 Selection Control bits ⁽¹⁾										
	111 = CLC	111 = CLCxIN[3] is selected for lcxd4										
		110 = CLCxIN[2] is selected for lcxd4										
		101 = CLCxIN[1] is selected for lcxd4										
		CLCxIN[0] is selected for lcxd4										
		CxIN[15] is selecte										
		CxIN[14] is selecte										
			(IN[13] is selected for lcxd4 (IN[12] is selected for lcxd4									
bit 3		ented: Read as '(
bit 2-0	-			ntrol hits(1)								
5112 0	LCxD3S<2:0>: Input Data 3 Selection Control bits ⁽¹⁾											
		111 = CLCxIN[15] is selected for lcxd3 110 = CLCxIN[14] is selected for lcxd3										
		01 = CLCxIN[13] is selected for lcxd3										
		D = CLCxIN[12] is selected for lcxd3										
		CxIN[11] is selecte										
		CxIN[10] is selecte										
		CxIN[9] is selected										
	000 = CLC	CxIN[8] is selected	for lcxd3									

REGISTER 22-4: CLCxSEL1: MULTIPLEXER DATA 3 AND 4 SELECT REGISTER

Note 1: See Table 22-1 for signal names associated with inputs.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
LCxG1D4T	LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N		
bit 7							bit 0		
Legend:									
R = Readable I	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7		Sate 1 Data 4 T		rted) bit					
		gated into lcxg not gated into							
bit 6		Gate 1 Data 4 I	•	rted) bit					
		gated into lcxc	-						
		not gated into							
bit 5	LCxG1D3T: G	Gate 1 Data 3 T	rue (non-inver	rted) bit					
		s gated into lcxg1							
		not gated into	•						
bit 4		Gate 1 Data 3 I	•	rted) bit					
		gated into lcxg not gated into							
bit 3		•	•	rted) hit					
bit o		Gate 1 Data 2 True (non-inverted) bit gated into lcxg1							
		not gated into							
bit 2	LCxG1D2N:	Gate 1 Data 2 I	Negated (inver	rted) bit					
	1 = Icxd2N is gated into Icxg1								
		not gated into	•						
bit 1	LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit								
		gated into lcxg not gated into							
bit 0		Gate 1 Data 1 I	•	rted) hit					
		gated into loxo	•						
	0 = lcxd1N is								

REGISTER 22-5: CLCxGLS0: GATE 1 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N				
bit 7							bit				
Logondy											
Legend: R = Readable	h:t	W = Writable	hit	II – Unimplor	nonted hit read	aa 'O'					
					nented bit, read at POR and BO		thar Depata				
u = Bit is unch '1' = Bit is set	angeu	x = Bit is unkr '0' = Bit is cle				R/Value at all C	liner Reseis				
			areu								
bit 7	LCxG2D4T: (Gate 2 Data 4 1	Frue (non-inve	rted) bit							
		LCxG2D4T: Gate 2 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg2									
	0 = Icxd4T is	not gated into	lcxg2								
bit 6	LCxG2D4N:	LCxG2D4N: Gate 2 Data 4 Negated (inverted) bit									
		4N is gated into lcxg2									
		not gated into	•								
bit 5		: Gate 2 Data 3 True (non-inverted) bit									
		gated into lcxg not gated into									
bit 4		•	•	rted) hit							
bit 4		LCxG2D3N: Gate 2 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg2									
		not gated into									
bit 3	LCxG2D2T: (Gate 2 Data 2	True (non-inve	rted) bit							
	1 = Icxd2T is	1 = lcxd2T is gated into lcxg2									
	0 = Icxd2T is	not gated into	lcxg2								
bit 2		Gate 2 Data 2	•	rted) bit							
		1 = Icxd2N is gated into Icxg2									
		not gated into	•								
bit 1		LCxG2D1T: Gate 2 Data 1 True (non-inverted) bit									
		gated into lcxg not gated into									
bit 0		Gate 2 Data 1	•	rted) hit							
		gated into lcx	•								
	0 = lcxd1N is										

REGISTER 22-6: CLCxGLS1: GATE 2 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N		
bit 7	·						bit C		
Legend:									
R = Readable		W = Writable		•	nented bit, read				
u = Bit is uncha	anged	x = Bit is unkn		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
L:4 7		Note 2 Date 4 T		ted) bit					
bit 7		Bate 3 Data 4 T		ted) bit					
		gated into lcxg not gated into							
bit 6		Gate 3 Data 4 N	•	ted) bit					
		gated into lcxc	0	,					
		not gated into							
bit 5	LCxG3D3T: 0	Gate 3 Data 3 T	rue (non-inver	ted) bit					
		s gated into lcxg3							
	0 = lcxd3T is	not gated into	lcxg3						
bit 4	LCxG3D3N:	Gate 3 Data 3 N	Negated (inver	ted) bit					
		gated into loxo	·						
		not gated into	•						
bit 3		Sate 3 Data 2 T	,	ted) bit					
		gated into lcxg not gated into							
bit 2		Gate 3 Data 2 M	•	ted) bit					
		gated into lcxc	•						
		not gated into							
bit 1		Gate 3 Data 1 T	•	ted) bit					
		gated into lcxg		,					
		not gated into							
bit 0	LCxG3D1N:	Gate 3 Data 1 N	Negated (inver	ted) bit					
		gated into lcxg							
	0 = lcxd1N is	not gated into	leva3						

REGISTER 22-7: CLCxGLS2: GATE 3 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N				
bit 7							bit				
Legend:											
R = Readable		W = Writable			nented bit, read						
u = Bit is unch	0	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	LCxG4D4T: (Gate 4 Data 4 1	True (non-invei	rted) bit							
		gated into lcxc		·							
		not gated into	•								
bit 6		I: Gate 4 Data 4 Negated (inverted) bit									
		I4N is gated into Icxg4 I4N is not gated into Icxg4									
bit 5		G4D3T: Gate 4 Data 3 True (non-inverted) bit									
bit o		is gated into log4									
		not gated into									
bit 4	LCxG4D3N:	LCxG4D3N: Gate 4 Data 3 Negated (inverted) bit									
		1 = lcxd3N is gated into lcxg4									
		not gated into	•								
bit 3		Gate 4 Data 2 1		rted) bit							
		1 = Icxd2T is gated into Icxg4 0 = Icxd2T is not gated into Icxg4									
1.1.0		•	•								
bit 2		Gate 4 Data 2	•	ted) bit							
	 1 = lcxd2N is gated into lcxg4 0 = lcxd2N is not gated into lcxg4 										
bit 1	LCxG4D1T: Gate 4 Data 1 True (non-inverted) bit										
bit i		1 = Icxd1T is gated into lcxg4									
		not gated into									
bit 0	LCxG4D1N:	Gate 4 Data 1	Negated (inver	rted) bit							
		gated into lcx									
	0 = Icxd1N is	not gated into	lcxa4								

REGISTER 22-8: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

REGISTER 22-9: CLCDATA: CLC DATA OUTPUT

U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	
—	—	—	—	—	—	MLC2OUT	MLC1OUT	
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared		ared						
bit 7-2	bit 7-2 Unimplemented: Read as '0'							

bit 1	MLC2OUT: Mirror copy of LC2OUT bit

bit 0 MLC10UT: Mirror copy of LC10UT bit

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
APFCON	CWG1BSEL	CWG1ASEL	_	_	T1GSEL	_	CLC1SEL	NCO1SEL	100
CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN	L	C1MODE<2:0	>	173
CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN	L	C2MODE<2:0	>	173
CLCDATA	—	_	_	—	—	—	MLC2OUT	MLC1OUT	177
CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	177
CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	178
CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	179
CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	180
CLC1POL	LC1POL	_	_	—	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	174
CLC1SEL0	_	LC1D2S<2:0>			—	LC1D1S<2:0>			175
CLC1SEL1	—		LC1D4S<2:0>		—	LC1D3S<2:0>			176
CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	177
CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	178
CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	179
CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	180
CLC2POL	LC2POL	_	_	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	174
CLC2SEL0	—		LC2D2S<2:0>		—		LC2D1S<2:0>		175
CLC2SEL1	_		LC2D4S<2:0>		—		LC2D3S<2:0>		176
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	69
PIR3	—	_	_	—	—	—	CLC2IF	CLC1IF	72
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	102

TABLE 22-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLCx

Legend: — = unimplemented read as '0',. Shaded cells are not used for CLC module. Note 1: Unimplemented, read as '1'.


23.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCOx) module is a timer that uses the overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the resolution of division does not vary with the divider value. The NCOx is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCOx include:

- 16-bit increment function
- Fixed Duty Cycle (FDC) mode
- Pulse Frequency (PF) mode
- Output pulse width control
- Multiple clock input sources
- Output polarity control
- Interrupt capability

Figure 23-1 is a simplified block diagram of the NCOx module.



23.1 NCOx OPERATION

The NCOx operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCOx output. This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 23-1.

The NCOx output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCOx output is then distributed internally to other peripherals and optionally output to a pin. The accumulator overflow also generates an interrupt.

The NCOx period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCOx output to reduce uncertainty.

23.1.1 NCOx CLOCK SOURCES

Clock sources available to the NCOx include:

- HFINTOSC
- Fosc
- LCxOUT
- CLKIN pin


The NCOx clock source is selected by configuring the NxCKS<2:0> bits in the NCOxCLK register.

23.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCOxACCL
- NCOxACCH
- NCOxACCU

EQUATION 23-1:



The NCOx Adder is a full adder, which operates independently from the system clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

23.1.4 INCREMENT REGISTERS

The increment value is stored in two 8-bit registers making up a 16-bit increment. In order of LSB to MSB they are:

- NCOxINCL
- NCOxINCH

Both of the registers are readable and writeable. The increment registers are double-buffered to allow for value changes to be made without first disabling the NCOx module.

The buffer loads are immediate when the module is disabled. Writing to the NCOxINCH register first is necessary because then the buffer is loaded synchronously with the NCOx operation after the write is executed on the NCOxINCL register.

Note: The increment buffer registers are not user-accessible.

23.2 FIXED DUTY CYCLE (FDC) MODE

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows, the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 23-2.

The FDC mode is selected by clearing the NxPFM bit in the NCOxCON register.

23.3 PULSE FREQUENCY (PF) MODE

In Pulse Frequency (PF) mode, every time the accumulator overflows, the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output.

The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 23-2.

The value of the active and inactive states depends on the polarity bit, NxPOL in the NCOxCON register.

The PF mode is selected by setting the NxPFM bit in the NCOxCON register.

23.3.1 OUTPUT PULSE WIDTH CONTROL


When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the NxPWS<2:0> bits in the NCOxCLK register.

When the selected pulse width is greater than the accumulator overflow time frame, the output of the NCOx operation is indeterminate.

23.4 OUTPUT POLARITY CONTROL

The last stage in the NCOx module is the output polarity. The NxPOL bit in the NCOxCON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCOx output can be used internally by source code or other peripherals. Accomplish this by reading the NxOUT (read-only) bit of the NCOxCON register.



23.5 Interrupts

When the accumulator overflows, the NCOx Interrupt Flag bit, NCOxIF, of the PIRx register is set. To enable the interrupt event, the following bits must be set:

- NxEN bit of the NCOxCON register
- NCOxIE bit of the PIEx register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCOxIF bit in the Interrupt Service Routine.

23.6 Effects of a Reset

All of the NCOx registers are cleared to zero as the result of a Reset.

23.7 Operation In Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

23.8 Alternate Pin Locations

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

23.9 NCOx Control Registers

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
NxEN	NxOE	NxOUT	NxPOL	_	_	_	NxPFM
bit 7		•					bit 0
Legend:							
R = Readable b	it	W = Writable bi	t	U = Unimpleme	ented bit, read as	·'0'	
u = Bit is unchar	nged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is clear	ed				
bit 7 NxEN: NCOx Enable bit 1 = NCOx module is enabled 0 = NCOx module is disabled bit 6 NxOE: NCOx Output Enable bit 1 = NCOx output pin is enabled 0 = NCOx output pin is disabled bit 5 NXOUT: NCOx Output bit 1 = NCOx output is high 0 = NCOx output is low							
bit 4	NxPOL: NCOx Polarity bit 1 = NCOx output signal is active-high 0 = NCOx output signal is active-low						
bit 3-1	Unimplemente	ed: Read as '0'.					
bit 0	1 = NCOx oper	Pulse Frequence rates in Pulse Fre rates in Fixed Du	equency mode				

REGISTER 23-1: NCOxCON: NCOx CONTROL REGISTER

REGISTER 23-2: NCOxCLK: NCOx INPUT CLOCK CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
NxPWS<2:0>		—	—	—	NxCKS	6<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	NxPWS<2:0>: NCOx Output Pulse Width Select bits ^(1, 2)
	111 = 128 NCOx clock periods
	110 = 64 NCOx clock periods
	101 = 32 NCOx clock periods
	100 = 16 NCOx clock periods
	011 = 8 NCOx clock periods
	010 = 4 NCOx clock periods
	001 = 2 NCOx clock periods
	000 = 1 NCOx clock periods
bit 4-2	Unimplemented: Read as '0'
bit 1-0	NxCKS<1:0>: NCOx Clock Source Select bits
	11 = NCO1CLK
	10 = LC1OUT
	01 = Fosc
	00 = HFINTOSC (16 MHz)
Note 1: Ny	DWS applies only when experting in Dulce Frequency mode

Note 1: NxPWS applies only when operating in Pulse Frequency mode.

2: If NCOx pulse width is greater than NCOx overflow period, operation is undeterminate.

'1' = Bit is set

Γ.

REGISTER 23-3: NCOxACCL: NCOx ACCUMULATOR REGISTER - LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			NCOxA	CC<7:0>				
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value at POR and BOR/Value at all other Resets				

x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '0' = Bit is cleared

bit 7-0 NCOxACC<7:0>: NCOx Accumulator, low byte

REGISTER 23-4: NCOxACCH: NCOx ACCUMULATOR REGISTER - HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
NCOxACC<15:8>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxACC<15:8>: NCOx Accumulator, high byte

REGISTER 23-5: NCOXACCU: NCOX ACCUMULATOR REGISTER – UPPER BYTE

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—		NCOXAC	C<19:16>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 NCOxACC<19:16>: NCOx Accumulator, upper byte

REGISTER 23-6: NCOxINCL: NCOx INCREMENT REGISTER – LOW BYTE

Lonondu									
bit 7							bit 0		
NCOxINC<7:0>									
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1		

Legena:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxINC<7:0>: NCOx Increment, low byte

REGISTER 23-7: NCOxINCH: NCOx INCREMENT REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	NCOxINC<15:8>									
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxINC<15:8>: NCOx Increment, high byte

TABLE 23-1:	SUMMARY OF REGISTERS ASSOCIATED WITH NCOX
-------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	CWG1BSEL	CWG1ASEL	_	_	T1GSEL	—	CLC1SEL	NCO1SEL	100
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	66
NCO1ACCH		NCO1ACC<15:8>							
NCO1ACCL		NCO1ACC<7:0>						190	
NCO1ACCU	_				NCO1ACC<19:16>				190
NCO1CLK	1	N1PWS<2:0>		_	_	—	N1CK	189	
NCO1CON	N1EN	N1OE	N1OUT	N1POL	_	—	—	N1PFM	189
NCO1INCH				NCO1INC	C<15:8>				191
NCO1INCL				NCO1IN	C<7:0>				191
PIE2	— — C1IE —					NCO1IE	—	—	68
PIR2	—	_	C1IF	_	_	NCO1IF	—	_	71
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	102

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.


Note 1: Unimplemented, read as '1'.

24.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- · Selectable dead-band clock source control
- Selectable input sources
- Output enable control
- Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control



© 2011 Microchip Technology Inc.

Preliminary




FIGURE 24-2: TYPICAL CWG OPERATION WITH PWM1 (NO AUTO-SHUTDOWN)

24.1 Fundamental Operation

The CWG generates a two output complementary waveform from one of four selectable input sources.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 24.5 "Dead-Band Control"**. A typical operating waveform, with dead band, generated from a single input signal is shown in Figure 24-2.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 24.9 "Auto-shutdown Control"**.

24.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 24-1).

24.3 Selectable Input Sources

The CWG can generate the complementary waveform for the following input sources:

- async_C1OUT
- PWM1
- PWM2
- PWM3
- PWM4
- N10UT
- LC10UT

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 24-2).

24.4 Output Control

Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.

24.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the GxOEA and GxOEB bits of the CWGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, GxEN. When GxEN is cleared, CWG output enables and CWG drive levels have no effect.

24.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active high. Clearing the output polarity bit configures the corresponding output as active low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.

24.5 Dead-Band Control

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers (Register 24-4 and Register 24-5, respectively).

24.6 Rising Edge Dead Band

The rising edge dead band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero) indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

24.7 Falling Edge Dead Band

The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.

The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.


Dead band is always counted off the edge on the input source signal. A count of 0 (zero) indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 24-3 and Figure 24-4 for examples.

24.8 Dead-Band Uncertainty

When the rising and falling edges of the input source triggers the dead-band counters, the input may be asynchronous. This will create some uncertainty in the deadband time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 24-1 for more detail.



© 2011 Microchip Technology Inc.

EQUATION 24-1: DEAD-BAND UNCERTAINTY

$TDEADBAND_UNCERTAINTY = \frac{l}{Fcwg_clock}$
Example:
Fcwg_clock = 16 MHz
Therefore:
$TDEADBAND_UNCERTAINTY = \frac{l}{Fcwg_clock}$
$= \frac{1}{16 MHz}$
= 625ns

24.9 Auto-shutdown Control

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software.

24.9.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

24.9.1.1 Software Generated Shutdown

Setting the GxASE bit of the CWGxCON2 register will force the CWG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASE bit is set.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the next rising edge event. See Figure 24-6.

24.9.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Any combination of two input sources can be selected to cause a shutdown condition. The sources are:

- async_C1OUT
- · LC2OUT
- CWG1FLT

Shutdown inputs are selected using the GxASDS0 and GxASDS1 bits of the CWGxCON2 register. (Register 24-3).

Note:	Shutdown inputs are level sensitive, not
	edge sensitive. The shutdown state can-
	not be cleared, except by disabling auto-
	shutdown, as long as the shutdown input
	level persists.

24.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

24.11 Alternate Pin Locations

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

24.12 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- 1. Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
 - Select desired shutdown source.
 - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in CWGxCON0 register:
 - · Select desired clock source.
 - · Select the desired output polarities.
 - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

24.12.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON2 register (Register 24-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

24.12.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 24-5 and Figure 24-6.

24.12.2.1 Software Controlled Restart

When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

24.12.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

Output Resumes SHUTDOWN FUNCTIONALITY, AUTO-RESTART ENABLED (GXARSEN = 1, GXASDLA = 01, GXASDLB = 01) SHUTDOWN FUNCTIONALITY, AUTO-RESTART DISABLED (GXARSEN = 0, GXASDLA = 01, GXASDLB = 01) GxASE auto-cleared by hardware GxASE Cleared by Software **Output Resumes** 1 V Ś 1 Tri-State (No Pulse) Shutdown Event Ceases Shutdown Event Ceases _____ ___ ___ ___ ___ ___ Tri-State (No Pulse) 1 — — — — — — — Tri-State (No Pulse) — — — _ Tri-State (No Pulse) 1 Shutdown Shutdown I I 1 I 1 I 1 J ι No Shutdown No Shutdown CWG Input CWG Input Source CWG1A CWG1A Shutdown Source Shutdown Source CWG1B GxASE CWG1B GxASE FIGURE 24-5: FIGURE 24-6:

PIC12(L)F1501

© 2011 Microchip Technology Inc.

24.13 CWG Control Registers

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0					
GxEN	GxOEB	GxOEA	GxPOLB	GxPOLA	_	—	GxCS0					
bit 7	•						bit 0					
Lovende												
Legend:	- I-:+		L 14			(0)						
R = Readable		W = Writable		•	nented bit, read							
u = Bit is unc	•	x = Bit is unkr			at POR and BO		other Resets					
'1' = Bit is set		'0' = Bit is cle	ared	q = Value dep	pends on condit	ion						
bit 7	GxEN: CWG											
	1 = Module is 0 = Module is											
bit 6	GxOEB: CW	GxOEB: CWGxB Output Enable bit										
		is available on is not available										
bit 5	GxOEA: CW	GxOEA: CWGxA Output Enable bit										
		is available on is not available										
bit 4	GxPOLB: CV	GxPOLB: CWGxB Output Polarity bit										
		1 = Output is inverted polarity										
	0 = Output is normal polarity											
bit 3		GxPOLA: CWGxA Output Polarity bit										
		 1 = Output is inverted polarity 0 = Output is normal polarity 										
h # 0 4	•		-									
bit 2-1	•	ited: Read as '										
bit 0		Gx Clock Sourc	e bit									
		1 = HFINTOSC 0 = Fosc										

REGISTER 24-1: CWGxCON0: CWG CONTROL REGISTER 0

REGISTER 24-2: CWGxCON1: CWG CONTROL REGISTER 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-0/0	R/W-0/0	R/W-0/0
GxASDLB<1:0>		GxASDLA<1:0>		_		GxIS<2:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	ther Resets
'1' = Bit is set	t	'0' = Bit is cle	ared	q = Value de	pends on condi	tion	
bit 7-6	When an aut 11 = CWGxE 10 = CWGxE 01 = CWGxE 00 = CWGxE	1:0>: CWGx Sh o shutdown even 3 pin is driven to 3 pin is driven to 3 pin is tri-stated 3 pin is driven to the polarity of th	ent is present o '1', regardle o '0', regardle d o it's inactive s	(GxASE = 1): ss of the setting ss of the setting	g of the GxPOL		POLB still will
bit 5-4	 GxASDLA<1:0>: CWGx Shutdown State for CWGxA When an auto shutdown event is present (GxASE = 1): 11 = CWGxA pin is driven to '1', regardless of the setting of the GxPOLA bit. 10 = CWGxA pin is driven to '0', regardless of the setting of the GxPOLA bit. 01 = CWGxA pin is tri-stated 00 = CWGxA pin is driven to it's inactive state after the selected dead-band interval. GxPOLA still will control the polarity of the output. 						
bit 3	Unimplemer	nted: Read as '	0'				
bit 2-0	GxIS<2:0>: (111 = LC10 110 = N10L 101 = PWM 100 = PWM 011 = PWM 010 = PWM	JT 4OUT 3OUT 2OUT 1OUT	urce Select b	its			

000 = Reserved

R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
G1ASE	G1ARSEN	—	—	—	G1ASDC1	G1ASDFLT	G1ASDCLC2
bit 7					•	•	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set	t	'0' = Bit is cle	ared	q = Value dep	pends on condit	ion	
bit 7 bit 6	1 = An auto- 0 = No auto- G1ARSEN: A 1 = Auto-rest	-Shutdown Even shutdown even shutdown even suto-Restart En tart is enabled tart is disabled	nt has occurre nt has occurre	ed			
bit 5-3	Unimplemen	ted: Read as '	0'				
bit 2	1 = Shutdow	WG Auto-shut n when Compa ator 1 output ha	arator 1 outpu	it is high	ble bit		
bit 1	G1ASDFLT: CWG Auto-shutdown on FLT Enable bit 1 = <u>Shutdown</u> when CWG1FLT in put is low 0 = CWG1FLT input has no effect on shutdown						
bit 0	 0 = CWG1FLT input has no effect on shutdown G1ASDCLC2: CWG Auto-shutdown on CLC2 Enable bit 1 = Shutdown when LC2OUT is high 0 = LC2OUT has no effect on shutdown 						

REGISTER 24-3: CWGxCON2: CWG CONTROL REGISTER 2

REGISTER 24-4: CWGxDBR: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) RISING DEAD-BAND COUNT REGISTER

U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
_		CWG x DBR<5:0>						
	·					bit 0		
bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'			
anged	x = Bit is unkr	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res				other Resets		
	'0' = Bit is cleared q = Value depends on condition							
		 Dit W = Writable anged x = Bit is unkr	Dit W = Writable bit anged x = Bit is unknown					

bit 7-6 Unimplemented: Read as '0'

bit 5-0	CWGxDBR<5:0>: Complementary Waveform Generator (CWGx) Rising counts
	11 1111 = 63-64 counts of dead band
	11 1110 = 62-63 counts of dead band
	•
	•
	•

00 0010 = 2-3 counts of dead band

00 0001 = 1-2 counts of dead band

00 0000 = 0 counts of dead band

REGISTER 24-5: CWGxDBF: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			CWGxD	BF<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0 CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling counts

- 11 1111 = 63-64 counts of dead band
- 11 1110 = 62-63 counts of dead band
- •
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band. Dead-band generation is bypassed.

24.13.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA				ANSA4	-	ANSA2	ANSA1 ANSA0		103
APFCON	CWG1BSEL	CWG1ASEL		-	T1GSEL	_	– CLC1SEL NCO1SEL		100
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	— G1CS0		203
CWG1CON1	G1ASDI	LB<1:0>	G1ASD	LA<1:0>	_	_	G1IS<	<1:0>	204
CWG1CON2	G1ASE	G1ARSEN	_	_	_	G1ASDC1	ASDC1 G1ASDFLT G1ASDCLC2		205
CWG1DBF	_	_		CWG1DBF<5:0>					206
CWG1DBR	_	_		CWG1DBR<5:0>					206
TRISA	-	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	102

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG. Note 1: Unimplemented, read as '1'.

© 2011 Microchip Technology Inc.

NOTES:

25.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "*PIC16193X/PIC16LF193X Memory Programming Specification*" (*DS41360*).

25.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

25.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.


Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section MCLR** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

25.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSPTM header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 25-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 25-2.


FIGURE 25-2: PICkit[™] PROGRAMMER STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 25-3 for more information.

FIGURE 25-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



26.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The op codes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 26-3 lists the instructions recognized by the MPASM $^{\rm TM}$ assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

26.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 26-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 26-2: ABBREVIATION DESCRIPTIONS

Field	Description			
PC	Program Counter			
TO	Time-out bit			
С	Carry bit			
DC	Digit carry bit			
Z	Zero bit			
PD	Power-down bit			

FIGURE 26-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations	0
OPCODE d f (FILE #)	
d = 0 for destination W d = 1 for destination f f = 7-bit file register address	
Bit-oriented file register operations	0
13 10 9 7 6 OPCODE b (BIT #) f (FILE #)	0
b = 3-bit bit address f = 7-bit file register address	
Literal and control operations	
General	
13 8 7	0
OPCODE k (literal)	
k = 8-bit immediate value	
CALL and GOTO instructions only	
<u>13 11 10</u>	0
OPCODE k (literal)	
k = 11-bit immediate value	
MOVLP instruction only 13 7 6	0
OPCODE k (literal)	0
k = 7-bit immediate value	
MOVLB instruction only	
13 5 4 OPCODE k (literal)	0
k = 5-bit immediate value	
BRA instruction only	•
13 9 8 OPCODE k (literal)	0
k = 9-bit immediate value	
FSR Offset instructions	
13 7 6 5	0
OPCODE n k (literal)	
n = appropriate FSR k = 6-bit immediate value	
FSR Increment instructions	
	0
OPCODE n m (mo	de)
n = appropriate FSR m = 2-bit mode value	
OPCODE only	
	0
OPCODE	

Mner	nonic,	Description	Cycles	14-Bit Opcode				Status	N
Operands		Description		MSb			LSb	Affected	Note
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED	SKIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE		RATION	NS				I
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	•	BIT-ORIENTED	SKIP OPERATIO	NS				L	1
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL				-					1
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
	k	Exclusive OR literal with W	1	11				Z	

TABLE 26-3: PIC12(L)F1501 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TADLE 20-3:		PICT2(L)F1501 ENHANCED INSTRUCT							
Mnemonic, Operands		Description			14-Bit	Opcode	9	Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPER	ATIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPER	ATIONS					•	
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	-	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OP	IMIZED					•	
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

TABLE 26-3: PIC12(L)F1501 ENHANCED INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

26.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h-FFFFh. Moving beyond these bounds will cause the FSR to

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.


wrap-around.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>] ASRF f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>) → dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg-

ister 'f'.



ADDWFC ADD W and CARRY bit to f

Syntax:	[<i>label</i>] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[<i>label</i>] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch	BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BRA label	Syntax:	[<i>label</i>]BTFSS f,b
	[<i>label</i>]BRA \$+k	Operands:	$0 \le f \le 127$
Operands:	$-256 \le label - PC + 1 \le 255$		0 ≤ b < 7
	$-256 \le k \le 255$	Operation:	skip if (f) = 1
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affected:	None
Status Affected:	None	Description:	If bit 'b' in register 'f' is '0', the next
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a two-cycle instruction. This branch has a limited range.		instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW	Relative Branch with W
Syntax:	[<i>label</i>] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a two-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b>)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow TO$ $1 \rightarrow PD$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W	COMF	Complement f
Syntax:	[label] CALLW	Syntax:	[<i>label</i>] COMF f,d
Operands:	None	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(PC) +1 \rightarrow TOS,$ (W) \rightarrow PC<7:0>,	Operation:	$(\overline{f}) \rightarrow (destination)$
	(PCLATH<6:0>) → PC<14:8>	Status Affected:	Z
Status Affected: Description:	None Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the con- tents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle instruction.	Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{(W)} \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is

set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[<i>label</i>] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift
Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C ← register f ←0

LSRF	Logical Right Shift
Syntax:	[<i>label</i>]LSRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0 → register f → C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVIW	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB Move literal to BSR

Syntax:	[<i>label</i>]MOVLB k
Operands:	$0 \leq k \leq 15$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The five-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Syntax: Operands:	[<i>label</i>] MOVLW k $0 \le k \le 255$
-	
Operands:	$0 \le k \le 255$
Operands: Operation:	$0 \le k \le 255$ k \rightarrow (W)
Operands: Operation: Status Affected:	$0 \le k \le 255$ $k \to (W)$ None The eight-bit literal 'k' is loaded into W register. The "don't cares" will assem-
Operands: Operation: Status Affected: Description:	$0 \le k \le 255$ $k \to (W)$ None The eight-bit literal 'k' is loaded into W register. The "don't cares" will assem- ble as '0's.

After Instruction
W =
$$0x5A$$

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION_REG
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F

MOVWI	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31
Operation:	 W → INDFn Effective address is determined by FSR + 1 (preincrement) FSR - 1 (predecrement) FSR + k (relative offset) After the Move, the FSR value will be either: FSR + 1 (all increments) FSR - 1 (all decrements) Unchanged
Status Affected:	None

Mode	Syntax	mm	
Preincrement	++FSRn	00	
Predecrement	FSRn	01	
Postincrement	FSRn++	10	
Postdecrement	FSRn	11	

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[<i>label</i>] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt		
Syntax:	[<i>label</i>] RETFIE k		
Operands:	None		
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$		
Status Affected:	None		
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.		
Words:	1		
Cycles:	2		
Example:	RETFIE		
	After Interrupt PC = TOS GIE = 1		

RETURN	Return from Subroutine		
Syntax:	[label] RETURN		
Operands:	None		
Operation:	$TOS \rightarrow PC$		
Status Affected:	None		
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.		

RETLW	Return with literal in W	RLF	Detete Left fithmenuch Comme	
Syntax:	[<i>label</i>] RETLW k		Rotate Left f through Carry	
Operands:	$0 \le k \le 255$	Syntax:	[<i>label</i>] RLF f,d	
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Status Affected:	None	Operation:	See description below	
Description:	The W register is loaded with the eight	Status Affected:	С	
	bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is	
Words:	1		stored back in register 'f'.	
Cycles:	2		C Register f	
Example:	CALL TABLE;W contains table	Words:	1	
	;offset value • ;W now has table value	Cycles:	1	
TABLE	•	Example:	RLF REG1,0	
	•		Before Instruction	
	ADDWF PC ;W = offset RETLW k1 ;Begin table		REG1 = 1110 0110	
	RETLW k2 ;		C = 0	
	•		After Instruction REG1 = 1110 0110	
	•		W = 1100 1100	
	• RETLW kn ; End of table		C = 1	
	Before Instruction W = 0x07 After Instruction W = value of k8			

 $W<3:0> \le k<3:0>$

RRF	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RRF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	See description below		
Status Affected:	С		
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		
	C Register f		

SUBLW	Subtract W from literal		
Syntax:	[label] SL	IBLW k	
Operands:	$0 \le k \le 255$		
Operation:	$k - (W) \rightarrow (W)$		
Status Affected:	C, DC, Z		
Description:	The W register is subtracted (2's com- plement method) from the eight-bit literal 'k'. The result is placed in the W register.		
	C = 0	W > k	
	C = 1	$W \leq k$	
	DC = 0	W<3:0> > k<3:0>	

DC = 1

SLEEP	Enter Sleep mode	
Syntax:	[label] SLEEP	
Operands:	None	
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \text{WDT prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$	
Status Affected:	TO, PD	
Description:	The power-down Status bit, PD is cleared. Time-out Status bit, TO is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.	

SUBWF	Subtract W from f		
Syntax:	[<i>label</i>] SUBWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) - (W) \rightarrow (destination)		
Status Affected:	C, DC, Z		
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.		
	C = 0 W > f		
	$C = 1$ $W \le f$		

0 = 0	VV > I
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	$W<3:0> \le f<3:0>$

SUBWFB	Subtract W from f with Borrow	
Syntax:	SUBWFB f {,d}	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$	
Status Affected:	C, DC, Z	
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f.	

SWAPF	Swap Nibbles in f		
Syntax:	[<i>label</i>] SWAPF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$		
Status Affected:	None		
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.		

XORLW	Exclusive OR literal with W		
Syntax:	[<i>label</i>] XORLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .XOR. $k \rightarrow (W)$		
Status Affected:	Z		
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.		

TRIS	Load TRIS Register with W	XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] TRIS f	Syntax:	[<i>label</i>] XORWF f,d
Operands:	$5 \leq f \leq 7$	Operands:	$0 \le f \le 127$
Operation:	(W) \rightarrow TRIS register 'f'		d ∈ [0,1]
Status Affected:	None	Operation:	(W) .XOR. (f) \rightarrow (destination)
Description:	Move data from W register to TRIS	Status Affected:	Z
	register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.


27.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)

Absolute Maximum Ratings ⁽¹⁾	\sim
Ambient temperature under bias	40°C to +125°C
Storage temperature	<u>-65°C to +150°C</u>
Voltage on VDD with respect to Vss, PIC12F1501	-0,3V to +6.5V
Voltage on VDD with respect to Vss, PIC12LF1501	
Voltage on MCLR with respect to Vss	
Voltage on all other pins with respect to Vss	
Total power dissipation ⁽¹⁾	
Maximum current out of Vss pin, -40°C \leq TA \leq +85°C for industrial	,
Maximum current out of VSS pin -40° C < Ta < $+125^{\circ}$ C for extended	95 mA
Maximum current into VDD pin, $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial.	150 mA
Maximum current into VDD pin, -40°C \leq TA \leq +125°C for extended	70 mA
Clamp current, Ik (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Note 1: Power dissipation is calculated as follows: $Pois = VDQ \times \{IDQ - \sum IOH\} + \sum \{(VDD - D) + \sum (VDD - D) + $	VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.








PIC12LF	1501		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
PIC12F1	501		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le 485^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
D001	Vdd	Supply Voltage				~					
		PIC12LF1501	1.8 2.5	_	3.6 3.6	X T	$Fose \leq 16 \text{ MHz}$ Fose $\leq 20 \text{ MHz}$				
D001		PIC12F1501	2.3 2.5	_	5.5 5.5	v	Fosc ≤ 16 MHz: Fosc ≤ 20 MHz				
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾									
		PIC12LF1501	1.5	—	_	X	Device in Sleep mode				
D002*		PIC12F1501	1.65	$\left\{ \right.$	1	-V	Device in Sleep mode				
D002A*	VPOR*	Power-on Reset Release Voltage		~ ~	$\overline{)}$		/				
		PIC12LF1501	$-\langle$	1.6	\mathcal{F}	V					
D002A*		PIC12F1501	\sim	1,7	$\langle - \rangle$	√v					
D002B*	VPORR*	Power-on Reset Rearm Voltage	$\overline{\ }$								
		PIC12LF1501	/ - /	8.0	$\mathbf{\nabla}$	V					
D002B*		PIC12F1501	\mathcal{F}_{I}	1.7	- (V					
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy				%	1.024V, VDD ≥ 2.5V, 85°C (NOTE 2) 1.024V, VDD ≥ 2.5V, 125°C (NOTE 2) 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C				
			$\rangle -$	1	—		4.096V, VDD ≥ 4.75V, 125°C				
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference	_	-130	—	ppm/°C					
D003D*	$\Delta VFVR/$ ΔVIN	Line Regulation, Fixed Voltage Reference	_	0.270	—	%/V					
D004*	SVDD	VpD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 6.1 "Power-on Reset (POR)" for details.				

e: PIC12/I)E1501_I/E (Industrial Extended) 074

These parameters are characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: For proper operation, the minimum value of the ADC positive voltage reference must be 1.8V or greater. When selecting the FVR or the VREF+ pin as the source of the ADC positive voltage reference, be aware that the voltage must be 1.8V or giveater.



PIC12LF	1501			d Operati g tempera	ature -	-40°C ≤ TA	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended			
PIC12F1	501		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param	Device	Min.	Turnt		Units		Conditions			
No.	Characteristics	IVIIII.	Тур†	Max.	Units	VDD	Note			
	Supply Current (IDD) ^{(1, 2}	2)					\sim			
D013		_	25	140	μA	1.8	Fosc = 1 MHz			
		_	45	230	μA	3.0	EC Oscillator mode, Medium-power mode			
D013		—	60	180	μA	2.3	Fosc = 1 MHz			
		_	80	240	μA	3.0	EC Oscillator mode			
		_	100	320	μA		Medium-power mode			
D014		_	100	250	μA	1.8	Eosc = 4 MHz			
			180	430	нA	3.0	EC Oscillator mode, Medium-power mode			
D014			160	275	<u>μ</u> Α	2.3	Pøsc = 4 MHz			
		_	210	450	μA	3,0	EC Oscillator mode			
			260	650	AA)	5.0	Medium-power mode			
D015			2.5	18	μΑ	1.8	Fosc = 31 kHz			
		—	4.0	20	μΑ	3.0	LFINTOSC mode			
D015		_	14	58	μÂ	2.3	Fosc = 31 kHz			
		_	15	65	La A	3.0	LFINTOSC mode			
		_	16	70	μA	5.0				
D017*		$\overline{\frown}$	0.40	0.70	mA	1.8	Fosc = 8 MHz			
		$\langle - \rangle$	0.60	<u>_1.10</u>	mA	3.0	HFINTOSC mode			
D017*	$ \land$	$ \rightarrow $	0.50	0.75	mA	2.3	Fosc = 8 MHz			
		$\overline{}$	0.60	1.15	mA	3.0	HFINTOSC mode			
		/	0.70	1.35	mA	5.0				
D018		/	0.60	1.2	mA	1.8	Fosc = 16 MHz			
		\searrow /	1.0	1.75	mA	3.0	HFINTOSC mode			
D018		\searrow	0.74	1.2	mA	2.3	Fosc = 16 MHz			
		7 —	0.96	1.8	mA	3.0	HFINTOSC mode			
		—	1.03	2.0	mA	5.0				
D019A		_	6	17	μA	1.8	Fosc = 32 kHz			
	$1) / \sim$	_	8	20	μA	3.0	ECL mode			
D019A		—	14	25	μA	3.0	Fosc = 32 kHz			
		—	15	30	μA	5.0	ECL mode			
D019B	\land		15	165	μA	1.8	Fosc = 500 kHz			
		—	20	190	μA	3.0	ECM mode			

* These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading 2: and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

27.2 DC Characteristics: PIC12(L)F1501-I/E (Industrial, Extended) (Continued)

PIC12LF	1501		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $							
PIC12F1	501		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$							
Param	Device	Min.	Typt	Max.	Units	Conditions				
No.	Characteristics	IVIIII.	Тур†	WidX.	Units	Vdd	Note			
	Supply Current (IDD) ^{(1,}	2)								
D019B		_	34	210	μA	3.0	Fosc = 500 kHz			
		—	37	270	μA	5.0	ECM mode			
D019C		-	0.65	—	mA	3.0	Fosc = 20 MHz ECH mode			
D019C		_	0.75		mA	3.0	Fosc = 20 MHz			
			0.87		mA	5.0	ECH mode			

These parameters are characterized but not tested.

*

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLXIN external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

PIC12LF1	501			•	•	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
PIC12F15	01			rd Operating temper		-40°C ≤	$TA \le +85^{\circ}$	erwise stated) C for industrial i°C for extended						
Param	Device Characteristics	Min.	Typt	Max.	Max.	Units		Conditions						
No.				+85°C	+125°C		VDD	Note						
	Power-down Base Current	(IPD) ⁽²⁾	1	I		1	\bigwedge	\sim						
D022		_	.02	1.0	2.4	μA	1.8	WDT, BOR, FVR, and T1OSC						
		_	.03	1.1	3.0	μA	3,0 \	disabled, all Peripherals Inactive						
D022		—	10	35	40	/pA	2.3	WDT, BOR, FVR, and T1OSC disabled, all Peripherals Inactive						
			11	42	48	MA	3.0							
-			12	45	61	µA \	5.0							
D023			0.2	1.5	2.4	μA	1.8	LPWDT Current (Note 1)						
D 000		_	0.5	2.0	3.0	μA	3.0							
D023		_	11 12	38	44	<u>Aú</u>	> 2.3 3.0	LPWDT Current (Note 1)						
		_	12	43	40 65	μA ×	5.0	-						
D023A			13	28	25	μΑ	1.8	FVR current (Note 1)						
DUZUA		_	42 -	24	27	μΑ	3.0							
D023A		<u> </u>	23	62	65	μΑ	2.3	FVR current (Note 1)						
2020/1			30	72	75	μΑ	3.0							
			34	115	120	μA	5.0							
D024		_	7	14	16	μA	3.0	BOR Current (Note 1)						
D024	\land	_	15	47	50	μA	3.0	BOR Current (Note 1)						
			$\overline{17}$	55	66	μA	5.0							
D024A	\land		9.2	5	7	μA	3.0	LPBOR Current						
D024A			10	25	40	μA	3.0	LPBOR Current						
		\wedge	12	30	50	μA	5.0	•						
D026		/_	0.03	3.5	4.0	μA	1.8	A/D Current (Note 1, Note 3), n						
		_	0.04	4.0	4.5	μA	3.0	conversion in progress						
D026		_	10	39	45	μA	2.3	A/D Current (Note 1, Note 3), n						
		_	11	43	49	μA	3.0	conversion in progress						
	$\overline{\overline{)}}$	_	12	46	65	μA	5.0							
D026A*	$ \land \land \land $		250	1.5	3.0	μA	1.8	A/D Current (Note 1, Note 3),						
\square	¥ /	_	250	2.0	3.5	μA	3.0	conversion in progress						
D026A*/		—	280	38	45	μA	2.3	A/D Current (Note 1, Note 3),						
		—	280	43	49	μA	3.0	conversion in progress						
			280	46	65	μA	5.0							

stariation, DIC42/L)E4504 I/E (Dower Down)

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

27.3 DC Characteristics: PIC12(L)F1501-I/E (Power-Down) (Continued)

PIC12LF1	501		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ \mbox{C} \leq \mbox{Ta} \leq +85^\circ \mbox{C for industrial} \\ -40^\circ \mbox{C} \leq \mbox{Ta} \leq +125^\circ \mbox{C for extended} \end{array}$								
PIC12F15	01			rd Operating temper		$-40^{\circ}C \le$	$TA \le +85^{\circ}$	less otherwise stated) $A \le +85^{\circ}C$ for industrial $A \le +125^{\circ}C$ for extended			
Param No.	Device Characteristics	Min.	Typ†	Max. +85°C	Max. +125°C	Units	Vdd	Conditions Note			
	Power-down Base Current	(IPD) ⁽²⁾					•				
D027*		_	20	43	55	μA	1.8	1 Comparator Enabled			
		_	21	45	60	μA	3.0 \	(HP Mode)			
D027*			30	53	65	μA	2.3	1 Comparator Enabled			
		_	31	57	70	цА	3.0	(HP Mode)			
		_	32	61	75	μA	5.0				
D027A*		_	7	20	35	μA	1.8	Comparator Enabled			
		_	80	25	40	-Au	3.0	(LP Mode)			
D027A*		—	17	30	<u></u> 45	μÀ	2.3	1 Comparator Enabled			
		—	18	37	55	μA	> 3.0	(LP Mode)			
		—	19	40 \	60	γμA	5.0				
D028*		—	21	44	56	μA	1.8	2 Comparators Enabled			
		_	22 /~	46	61	μA	3.0	(HP Mode)			
D028*		_	31	54	, 66	μA	2.3	2 Comparators Enabled (HP Mode)			
			32	58	7)	μA	3.0				
		<	33	62	76	μA	5.0				
D028A*		—	8	21	36	μA	1.8	2 Comparators Enabled (LP Mode)			
5.000 M		_	81	26	41	μA	3.0	· · ·			
D028A*	\land		18	∕ ₃₁	46	μA	2.3	2 Comparators Enabled (LP Mode)			
		$\overline{}$	10	38	56	μA	3.0				
		$\langle - \rangle$	/ 20/	41	61	μA	5.0				

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral & current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

A/Doscillator source is FRC.

Λ

27.3 [OC Characteristics: F	PIC12(L)F150	01-I/E (Power-	Down) (Cont	(inued)		
PIC12LF1	501			rd Operating temper	•	-40°C ≤	$TA \leq +85^{\circ}$	rerwise stated) 'C for industrial °C for extended		
PIC12F15	01			rd Operating temper	•	ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended				
Param			-	Max.	Max.	11		Conditions		
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	VDD	Note		
	Power-down Base Current	(IPD) in	Low-Pov	ver Sleep	mode ⁽²⁾		\sim	$\overline{}$		
D029A			0.1	1.5	2.0	μA	2.3	Base		
			0.2	1.7	2.3	μA	3.0			
			0.3	1.9	2.5	JA	5.0			
D029B			18	40	45	μA	2.3	FVR Enabled		
			18.5	45	50	μA	3.0			
			19	47	52	ΨΨ	5.0			
D029C			8.0	20	<u>^25</u>	μÂ	3.0	BOR Enabled		
			9.5	24	30	μÀ	> 5.0			
D029D			3.2	13	18	μA	2.3	Comparator Enabled		
			3.5	×4 /	19	μA	3.0	(LP mode)		
			3.6 /~	15	20	μA	5.0			
D029E		_	17.0	40	<u>, \45\/</u>	μA	2.3	Comparator Enabled		
			17.5	42	47	μA	3.0	(HP mode)		
			18.0	43	48	μA	5.0			

These parameters are characterized but not tested. \checkmark *

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all/1/0 pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC,

27.4 DC Characteristics: PIC12(L)F1501-I/E

27.4	DC Ch	naracteristics: PIC12(L)F1501-I/E	=			\wedge					
	DC C	HARACTERISTICS	$\begin{array}{c} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions					
	VIL	Input Low Voltage										
		I/O PORT:										
D030		with TTL buffer	—		0.8	V	4.5V ≤ VDD ≤ 5.5V					
D030A				_	0.15 Vdd	V	1.8V ≤ VDB ≤ 4.5V					
D031		with Schmitt Trigger buffer		—	0.2 Vdd	X	$2.0V \le VDD \le 5.5V$					
D032		MCLR	_	—	0.2 Vdd	7 1						
	VIH	Input High Voltage					$\overline{\nabla}$					
		I/O ports:		—			× /					
D040		with TTL buffer	2.0	—	$\langle \langle \rangle$	V	$4.5 \times \leq VDD \leq 5.5 V$					
D040A			0.25 VDD + 0.8	—	_	X	$1.8V \leq VDD \leq 4.5V$					
D041		with Schmitt Trigger buffer	0.8 VDD	<		V Z	$2.0V \le VDD \le 5.5V$					
D042		MCLR	0.8 VDD			V						
	lı∟	Input Leakage Current ⁽¹⁾				5	I					
D060		I/O ports	<	±5	±125	nA	Vss \leq VPIN \leq VDD, Pin at high- impedance at 85°C					
				\\ <u>+</u> 5	± 1000	nA	125°C					
D061		MCLR ⁽²⁾	$\lfloor / - angle$	<u>+</u> 50) ± 200	nA	$Vss \le VPIN \le VDD$ at $85^{\circ}C$					
	IPUR	Weak Pull-up Current			• 	1						
D070*			25 25	100/	200 300	μA	VDD = 3.3V, VPIN = VSS VDD = 5.0V, VPIN = VSS					
	Vol	Output Low Voltage ⁽³⁾	20		300	μA	VDD = 5.0V, $VPIN = VSS$					
D080	VOL	· ·	$\rightarrow \rightarrow$	\sim			IOL = 8mA, VDD = 5V					
D080		I/O ports	$ \rangle$	_	0.6	v	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V					
			\sim		0.0	v	IOL = 1.8 mA, VDD = 1.8 V					
	Voн	Output High Voltage ⁽³⁾										
D090		I/O ports	1/				Юн = 3.5mA, VDD = 5V					
		$ // \land \backslash$	VDD - 0.7	—	-	V	ЮН = 3mA, VDD = 3.3V					
							юн = 1mA, Vdd = 1.8V					
		Capacitive Loading Specs on	Output Pins	; 	•							
D101A*	Cio	All 1/O pins	—		50	pF						

* These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are † not tested.

Negative current is defined as current sourced by the pin. Note 1:

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. **/**3:

Including OSC2 in CLKOUT mode.

 \wedge

27.5		ry Programming Requirem					<u>} </u>				
DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
		Program Memory Programming Specifications									
D110	Vінн	Voltage on MCLR/VPP pin	8.0	_	9.0	V	(Note 2)				
D111	IDDP	Supply Current during Programming	—	—	10	MA					
D112	VBE	VDD for Bulk Erase	2.7	—	VDD max	7<					
D113	VPEW	VDD for Write or Row Erase	VDD min.	—	VDD max.						
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	—	1.0	$\overline{\langle}$	mA					
D115	IDDPGM	Current on VDD during Erase/Write	—	5.0	\mathcal{F}	mA					
		Program Flash Memory			\rightarrow						
D121	Eр	Cell Endurance	10K	$\sim - $		E/W	-40°C to +85°C (Note 1)				
D122	VPR	VDD for Read	VDD min. 4	$\langle \mathcal{A} \rangle$	VQD max.	V					
D123	Tiw	Self-timed Write Cycle Time	\rightarrow	2	2.5	ms					
D124	TRETD	Characteristic Retention		40	\geq -	Year	Provided no other specifications are violated				
D125	EHEFC	High-Endurance Flash Cell	100K	\searrow	_	E/W	0°C to +60°C, Lower byte, Last 128 Addresses in Flash Memory				

27.5 Memory Programming Requirements

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: Self-write and Block Erase.
 - 2: Required only if single-supply programming is disabled.

27.6 Thermal Considerations

	• •	Conditions (unless otherwise stated) re $-40^{\circ}C \le TA \le +125^{\circ}C$			
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	89.3	°C/W	8-pin PDIP package
			149.5	°C/W	8-pin SOIC package)
		-	211	°C/W	8-pin MSOP package
		-	56.7	°C/W	8-pin DFN 3X3mm package
		-	68	°C/W	8-pin DFN 2X3mm package
TH02	θJC	Thermal Resistance Junction to Case	43.1	°C/W	8-pin PDtP-package
		-	39.9	°C/W	8-pin OIC, package
		-	39	°C/W	8-pin MSOP package
		-	9	°ÇAN	8-pin DFN 3X3mm package
		-	12.7	~XX3	8-pin DEN 3X3mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	$-\langle$	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		X	PINTERNAL = IDD x VDD ⁽¹⁾
TH06	Pi/o	I/O Power Dissipation	$\langle \langle \rangle$	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power		\w\	Pder = PDmax (Τj - Τa)/θja ⁽²⁾


Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: T_J = Junction Temperature.

27.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:



27.8 AC Characteristics: PIC12(L)F1501-I/E




TABLE 27-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

	Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Min.		Max.	Units	Conditions				
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	A	0.5	MHz	EC Oscillator mode (low)				
			/DC	/- /	7	MHz	EC Oscillator mode (medium)				
			DC/		∕20	MHz	EC Oscillator mode (high)				
OS02	Tosc	External CLKIN Period ⁽¹⁾	50	$\langle \rangle$	×	ns	EC mode				
OS03	TCY	Instruction Cycle Time ⁽¹⁾	200	$\langle \rangle$	DC	ns	Tcy = Fosc/4				

These parameters are characterized but not tested.

Standard Operating Conditions (unless otherwise stated)

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tey) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 27-2: OSCILLATOR PARAMETERS

• /	Standard Operating Conditions tunless otherwise stated) Dperating Temperature / 40°C ≤ TA≤ +125°C										
Param No. Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions				
OS08 HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±10%	_	16.0	—	MHz	$0^{\circ}C \le TA \le +85^{\circ}C$				
0509 12Fosc	Internal LFINTOSC Frequency	_	_	31		kHz	$-40^\circ C \le T A \le +125^\circ C$				
OS10* TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	_		5	8	μS					

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.






TABLE 27-3:	CLKOUT AND I/O TIMING PARAMETERS	`
-------------	----------------------------------	---

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions		
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ (%)	✓ –	_	70	ns	VDD = 3.3-5.0V		
OS12	TosH2ckH	Fosc [↑] to CLKOUT [↑] (†)	_	_	72	ns	VDD = 3.3-5.0V		
OS13	TckL2ioV	CLKOUT↓ to Port out valid	—	_	20	ns			
OS14	TioV2ckH	Port input valid before CLKOUT ^{★(1)}	Tosc + 200 ns	_	_	ns			
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-5.0V		
OS16	TosH2iol	Fosc1 (Q2 cycle) to Rort input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.3-5.0V		
OS17	TioV2osH	Port input/valid to Fosc1 (Q2 cycle) (I/Q in setup time)	20	_		ns			
OS18*	TioR	Port output rise time ⁽²⁾		15	32	ns	VDD = 2.0V		
			—	40	72		VDD = 5.0V		
OS19*	TioF 🧹	Port output fall time ⁽²⁾	—	28	55	ns	VDD = 2.0V		
	\square		—	15	30		VDD = 5.0V		
OS20*	Timp	INT pin input high or low time	25	_	_	ns			
OS21*	Tioc	Interrupt-on-change new input level time	25	_	—	ns			

These parameters are characterized but not tested.

☆ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in EC mode where CLKOUT output is 4 x Tosc.




FIGURE 27-8: BROWN-OUT RESET TIMING AND CHARACTERISTICS





TABLE 27-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
30	ТмсL	MCLR Pulse Width (low)	2 5			μs μs	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V			
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:16 Pressaler used			
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μs	∇			
35	VBOR	Brown-out Reset Voltage: BORV = 0	2.55	2.70	2.85		PIC12(L)F1501			
		BORV = 1	2.30 1.80	2.40 1:90	2.55 2.05	V V	PľC12F1501 PIC12LF1501			
36*	VHYST	Brown-out Reset Hysteresis	0 /	25	50	mV	-40°C to +85°C			
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	μ s	$VDD \leq VBOR$			

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

TIMERO AND TIMER TEXTERNAL CLOCK TIMINGS **FIGURE 27-9:**



Note 1: To ensure these voltage tolerances, VDp and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

TABLE 27-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.		Characteristi	Min.	Тур†	Max.	Units	Conditions	
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	—	—	ns-	$\langle \rangle$
				With Prescaler	10	_	—	/ ns	
41*	TT0L	T0CKI Low F	Pulse Width	No Prescaler	0.5 Tcy + 20	_	—/	/ns /	
				With Prescaler	10	—	—	NS	
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	-	1	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, N	No Prescaler	0.5 Tcy + 20	—/	$\overline{\langle}$	ns	
		Time	Synchronous, with Prescaler		15	_ \	$\forall /$	ns	
			Asynchronous		30 <	<u> </u>	/—/	ns	
46*	TT1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20	$\langle -\rangle$	\forall	ns	
		Time	Synchronous, v	vith Prescaler	15	\sum	$\setminus -$	ns	
			Asynchronous		× 30 ∠		/ _	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N		—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60 >	—	—	ns	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	lge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: For proper operation, the minimum value of the ADC positive voltage reference must be 1.8V or greater. When selecting the FVR or the VREF+ pin as the source of the ADC positive voltage reference, be aware that the voltage must be 1.8V or greater.

TABLE 27-6: PIC12(L)F1501 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated) Operating temperature Tested at 25°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
AD01	NR	Resolution			10	bit			
AD02	EIL	Integral Error	_	_	±1.7	LSb	VREF = 3.0V		
AD03	EDL	Differential Error			±1	LSb	No missing codes VREF = 3.0V		
AD04 /	EOFF	OffsetError	_	_	±2.5	LSb	VREF = 3.0V		
AD05	Égn)	Gain Errol	_	_	±2.0	LSb	VREF = 3.0V		
AD06 <	VREF /	Reference Voltage ⁽³⁾	1.8	_	Vdd	V	VREF = (VREF+ minus VREF-) (NOTE 5)		
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V			
AD08	ZAHN	Recommended Impedance of Analog Voltage Source			10	kΩ	Can go higher if external $0.01\mu F$ capacitor is present on input pin.		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF+ pin, VDD pin, whichever is selected as reference input.

4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

5: FVR voltage selected must be 2.048V or 4.096V.

TABLE 27-7: PIC12(L)F1501 A/D CONVERSION REQUIREMENTS


Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
AD130*	Tad	A/D Clock Period	1.0	_	9.0	μS	Tosc-based		
		A/D Internal FRC Oscillator Period	1.0	1.6	6.0	μS	ADCS<1:0> = 11 (ADFRC mode)		
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11	—	TAD	Set GO/DONE bit to conversion complete		
AD132*	TACQ	Acquisition Time		5.0	—	μS	\land		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.








FIGURE 27-11: PIC12(L)F1501 A/D CONVERSION TIMING (SLEEP MODE)

Operating	Dperating Conditions: $1.8V < VDD < 5.5V$, $-40^{\circ}C < TA < +125^{\circ}C$ (unless otherwise stated).								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Çomments		
CM01	Vioff	Input Offset Voltage	—	±7.5	±60	mV	High Power Mode, Vicrn = VpD/2		
CM02	Vicm	Input Common Mode Voltage	0	—	Vdd	V			
CM03*	CMRR	Common Mode Rejection Ratio	—	50	—	dB			
CM04A		Response Time Rising Edge	—	400	800	ns	High Rower Mode		
CM04B	Troop	Response Time Falling Edge	—	200	400 <	ns	High Power Mode		
CM04C	Tresp	Response Time Rising Edge		1200	—	ns	Low Power Mode		
CM04D		Response Time Falling Edge		550	_	∖ns√			
CM05*	Tmc2ov	Comparator Mode Change to Output Valid	—	- ‹	(10	μs			
CM06	Chyster	Comparator Hysteresis		65	\int	νmΛ γ	Hysteresis ON		

TABLE 27-8: **COMPARATOR SPECIFICATIONS**

* These parameters are characterized but not tested.

DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS TABLE 27-9:

Operating	Operating Conditions: 2.5V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).									
Param No.	Sym.	Characteristics Min.	Тур.	Max.	Units	Comments				
DAC01*	CLSB	Step Size	VDD/32	—	V					
DAC02*	CACC	Absolute Accuracy	,	± 1/2	LSb					
DAC03*	CR	Unit Resistor Value (R)	5000	—	Ω					
DAC04*	CST	Settling Time ⁽¹⁾	—	10	μs					
*	These na	rameters are characterized but not teste	d.	•	•	·				

These parameters are characterized but not tested.

Note 1: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

NOTES:

28.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Graphs and charts are not available at this time.

NOTES:

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

29.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

29.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

29.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

29.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

29.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

29.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


30.0 PACKAGING INFORMATION


30.1 Package Marking Information

8-Lead PDIP (300 mil)


XXXXXXXXX XXXXXXXXX O S YYWW

8-Lead SOIC (3.90 mm)





Example



Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Continued)

8-Lead MSOP (3x3 mm)



8-Lead DFN (2x3x0.9 mm)




Example




Example





Example

8-Lead DFN (3x3x0.9 mm)



DS41615A-page 254

TABLE 30-1:8-LEAD 2x3 DFN (MC) TOP
MARKING

Part Number	Marking
PIC12F1501-E/MC	BAK
PIC12F1501-I/MC	BAL
PIC12LF1501-E/MC	BAM
PIC12LF1501-I/MC	BAP

TABLE 30-2:8-LEAD 3x3 QFN (MF) TOP
MARKING


Part Number	Marking
PIC12F1501-E/MF	MFA1
PIC12F1501-I/MF	MFB1
PIC12LF1501-E/MF	MFC1
PIC12LF1501-I/MF	MFD1

30.2 Package Details

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B




8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	ILLIMETER	S
Dimension Lim		MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1 3.90 BSC			
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			6
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		0.65 BSC	
Overall Height	Α	—	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	_	0.15
Overall Width	Е	4.90 BSC		
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.22	_	0.40

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		0.50 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Length	D		2.00 BSC	
Overall Width	E		3.00 BSC	
Exposed Pad Length	D2	1.30	_	1.55
Exposed Pad Width	E2	1.50	-	1.75
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	1	MILLIMETER	S	
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			1.45
Optional Center Pad Length	T2			1.75
Contact Pad Spacing	C1		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34	-	1.60	
Overall Width	E		3.00 BSC		
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	onal Center Pad Length T2			1.55
Contact Pad Spacing C1			3.10	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

Original release (11/2011).

NOTES:

INDEX

Α	
A/D	
Specifications	42. 243
Absolute Maximum Ratings	
AC Characteristics	
Industrial and Extended	238
Load Conditions	237
ADC	113
Acquisition Requirements	124
Associated registers	126
Block Diagram	113
Calculating Acquisition Time	124
Channel Selection	114
Configuration	114
Configuring Interrupt	118
Conversion Clock	114
Conversion Procedure	
Internal Sampling Switch (Rss) Impedance	124
Interrupts	
Operation	
Operation During Sleep	
Port Configuration	
Reference Voltage (VREF)	114
Source Impedance	
Starting an A/D Conversion	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADDFSR	
ADDWFC	
ADRESH Register	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 1)	
ADRESL Register (ADFM = 0)	
ADRESL Register (ADFM = 1)	
Alternate Pin Function	100
Analog-to-Digital Converter. See ADC	
ANSELA Register	
APFCON Register	100
Assembler	
MPASM Assembler	
Automatic Context Saving	65

В

Bank 10	
Bank 11	
Bank 12	
Bank 13	
Bank 14-29	
Bank 2	
Bank 3	
Bank 30	
Bank 4	
Bank 5	
Bank 6	
Bank 7	
Bank 8	
Bank 9	
Block Diagrams	
ADC	113
ADC Transfer Function	125
Analog Input Model	. 125, 136
Clock Source	

Comparator
Digital-to-Analog Converter (DAC) 128
Generic I/O Port
Interrupt Logic 61
NCO
On-Chip Reset Circuit53
PIC12(L)F1501
PWM
Timer0 141
Timer1 145
Timer1 Gate 150, 151, 152
Timer2 157
Voltage Reference
Voltage Reference Output Buffer Example 128
BORCON Register
BRA
Brown-out Reset (BOR) 55
Specifications
Timing and Characteristics

С

C Compilers	
MPLAB C18	250
CALL	217
CALLW	217
CLCDATA Register	181
CLCxCON Register	173
CLCxGLS0 Register	177
CLCxGLS1 Register	178
CLCxGLS2 Register	179
CLCxGLS3 Register	180
CLCxPOL Register	174
CLCxSEL0 Register	175
Clock Sources	
External Modes	
EC	
Internal Modes	
HFINTOSC	
Internal Oscillator Clock Switch Timing	
LFINTOSC	
Clock Switching	
CMOUT Register	
CMxCON0 Register	
CMxCON1 Register	138
Code Examples	
A/D Conversion	
Initializing PORTA	
Writing to Flash Program Memory	92
Comparator	
Associated Registers	
Operation	
Comparator Module	
Cx Output State Versus Input Conditions	
Comparator Specifications	245
Comparators	
C2OUT as T1 Gate	
Complementary Waveform Generator (CWG)	
CONFIG1 Register	
CONFIG2 Register	
Core Function Register	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	275
CWG	

Auto-shutdown Control	
Clock Source	
Output Control	
Selectable Input Sources	
CWGxCON0 Register	
CWGxCON2 Register	
CWGxDBF Register	
CWGxDBR Register	
CWGxCON1 Register CWGxCON2 Register CWGxDBF Register	

D

DACCON0	(Digital-to-Analog	Converter	Control 0)
Deciet			

Register	
DACCON1 (Digital-to-Analog Converter Control 1)	
Register	130
Data Memory	17
DC and AC Characteristics	
DC Characteristics	
Extended and Industrial	
Industrial and Extended	
Development Support	
Device Configuration	
Code Protection	
Configuration Word	
User ID	42, 43
Device ID Register	43
Device Overview	9, 79
Digital-to-Analog Converter (DAC)	127
Associated Registers	130
Effects of a Reset	128
Specifications	

E Effects

Effects of Reset	
PWM mode	
Electrical Specifications	
Enhanced Mid-Range CPU	
Errata	7
Extended Instruction Set	
ADDFSR	215

F

Firmware Instructions	211
Fixed Voltage Reference (FVR)	109
Associated Registers	110
Flash Program Memory	83
Associated Registers	98
Configuration Word w/ Flash Program Memory	98
Erasing	87
Modifying	93
Write Verify	95
Writing	89
Flash Program Memory Control	83
FSR Register	24
FVRCON (Fixed Voltage Reference Control) Register	

I

INDF Register	
Indirect Addressing	34
Instruction Format	212
Instruction Set	211
ADDLW	215
ADDWF	215
ADDWFC	
ANDLW	215
ANDWF	215

BRA	216
CALL	
CALLW	
LSLF	
LSRF	
MOVIW	
MOVLB	
OPTION	
RESET	
SUBWFB	
TRIS	
BCF	
BSF	
BTFSC	
BTFSS	
CALL	
CLRF	
CLRW	
CLRWDT	
COMF	
DECF	
DECFSZ	218
GOTO	218
INCF	218
INCFSZ	218
IORLW	218
IORWF	218
MOVLW	220
MOVWF	220
NOP	221
RETFIE	222
RETLW	222
RETURN	222
RLF	222
RRF	223
SLEEP	223
SUBLW	223
SUBWF	223
SWAPF	224
XORLW	224
XORWF	
INTCON Register	66
Internal Oscillator Block	
INTOSC	
Specifications	
Internal Sampling Switch (Rss) Impedance	
Internet Address	
Interrupt-On-Change	
Associated Registers	
Interrupts	
ADC	
Associated registers w/ Interrupts	
TMR1	
INTOSC Specifications	
IOCAF Register	
IOCAN Register	
IOCAP Register	107
L	
LATA Register	103
Load Conditions	

Μ

MCLR	56
Internal	56
Memory Organization	15
Data	17
Program	15
Microchip Internet Web Site	. 275
MOVIW	. 220
MOVLB	. 220
MOVWI	. 221
MPLAB ASM30 Assembler, Linker, Librarian	. 250
MPLAB Integrated Development Environment Software.	. 249
MPLAB PM3 Device Programmer	. 252
MPLAB REAL ICE In-Circuit Emulator System	. 251
MPLINK Object Linker/MPLIB Object Librarian	. 250

Ν

NCO	
Associated registers	192
NCOxACCH Register	190
NCOxACCL Register	190
NCOxACCU Register	190
NCOxCLK Register	189
NCOxCON Register	189
NCOxINCH Register	191
NCOxINCL Register	191
Numerically Controlled Oscillator (NCO)	

0

OPCODE Field Descriptions	
OPTION	
OPTION Register	
OSCCON Register	
Oscillator	
Associated Registers	
Associated registers	207
Oscillator Module	45
ECH	45
ECL	45
ECM	45
INTOSC	45
Oscillator Parameters	
Oscillator Specifications	238
Oscillator Start-up Timer (OST)	
Specifications	
OSCSTAT Register	

Ρ

Packaging	
Marking	253, 254
PDIP Details	
PCL and PCLATH	14
PCL Register	24
PCLATH Register	24
PCON Register	
PIE1 Register	25, 67
PIE2 Register	25, 68
PIE3 Register	25, 69
PIR1 Register	25, 70
PIR2 Register	25, 71
PIR3 Register	
PMADR Registers	83
PMADRH Registers	83
PMADRL Register	
PMADRL Registers	

PMCON1 Register	83, 97
PMCON2 Register	
PMDATH Register	96
PMDATL Register	
PMDRH Register	
PORTA	101
ANSELA Register	101
Associated Registers	104
LATA Register	
PORTA Register	25
Specifications	
PORTA Register	102
Power-Down Mode (Sleep)	
Associated Registers	
Power-on Reset	
Power-up Time-out Sequence	56
Power-up Timer (PWRT)	54
Specifications	
PR2 Register	25
Program Memory	15
Map and Stack (PIC12(L)F1501	16
Programming, Device Instructions	211
Pulse Width Modulation (PWM)	161
Associated registers w/ PWM	
PWM Mode	
Duty Cycle	162
Effects of Reset	163
Example PWM Frequencies and	
Resolutions, 20 MHZ	163
Example PWM Frequencies and	
Resolutions, 8 MHz	163
Operation in Sleep Mode	163
Setup for Operation using PWMx pins	164
System Clock Frequency Changes	163
PWM Period	162
Setup for PWM Operation using PWMx Pins	164
PWMxCON Register	
PWMxDCH Register	166
PWMxDCL Register	166

R

Reader Response	
Read-Modify-Write Operations	211
Registers	
ADCON0 (ADC Control 0)	
ADCON1 (ADC Control 1)	
ADCON2 (ADC Control 2)	
ADRESH (ADC Result High) with ADFM = 0)	122
ADRESH (ADC Result High) with ADFM = 1)	123
ADRESL (ADC Result Low) with ADFM = 0)	122
ADRESL (ADC Result Low) with ADFM = 1)	123
ANSELA (PORTA Analog Select)	103
APFCON (Alternate Pin Function Control)	100
BORCON Brown-out Reset Control)	55
CLCDATA (Data Output)	181
CLCxCON (CLCx Control)	173
CLCxGLS0 (Gate 1 Logic Select)	177
CLCxGLS1 (Gate 2 Logic Select)	178
CLCxGLS2 (Gate 3 Logic Select)	179
CLCxGLS3 (Gate 4 Logic Select)	180
CLCxPOL (Signal Polarity Control)	174
CLCxSEL0 (Multiplexer Data 1 and 2 Select)	
CMOUT (Comparator Output)	138
CMxCON0 (Cx Control)	
CMxCON1 (Cx Control 1)	138
Configuration Word 1	

Configuration Word 2	41
Core Function, Summary	
CWGxCON0 (CWG Control 0)	
CWGxCON1 (CWG Control 1)	
CWGxCON2 (CWG Control 1)	
CWGxDBF (CWGx Dead Band Falling Count)	
CWGxDBR (CWGx Dead Band Rising Count)	
DACCON0	
DACCON1	
Device ID FVRCON	
INTCON (Interrupt Control) IOCAF (Interrupt-on-Change PORTA Flag)	
IOCAN (Interrupt-on-Change PORTA hag)	107
Negative Edge)	107
IOCAP (Interrupt-on-Change PORTA	107
Positive Edge)	107
LATA (Data Latch PORTA)	
NCOxACCH (NCOx Accumulator High Byte)	
NCOxACCL (NCOx Accumulator Low Byte)	
NCOxACCU (NCOx Accumulator Upper Byte)	
NCOxCLK (NCOx Clock Control)	
NCOxCON (NCOx Control)	
NCOxINCH (NCOx Increment High Byte)	
NCOxINCL (NCOx Increment Low Byte)	191
OPTION_REG (OPTION)	
OSCCON (Oscillator Control)	
OSCSTAT (Oscillator Status)	52
PCON (Power Control Register)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	
PIR1 (Peripheral Interrupt Register 1)	
PIR2 (Peripheral Interrupt Request 2)	
PIR3 (Peripheral Interrupt Request 3)	
PMADRL (Program Memory Address)	
PMCON1 (Program Memory Control 1)	
PMCON2 (Program Memory Control 2)	
PMDATH (Program Memory Data)	
PMDATL (Program Memory Data)	
PMDRH (Program Memory Address) PORTA	
PORTA PWMxCON (PWM Control)	
PWMxDCH (PWM Control)	166
PWMxDCL (PWM Control)	100
Special Function, Summary	
STATUS	
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	
T2CON	
TRISA (Tri-State PORTA)	
VREGCON (Voltage Regulator Control)	
WDTCON (Watchdog Timer Control)	
WPUA (Weak Pull-up PORTA)	104
RESET	
Reset	53
Reset Instruction	56
Resets	
Associated Registers	
Revision History	
S	
-	c = <i>i</i>
Software Simulator (MPLAB SIM)	
Special Function Registers (SFRs)	
Stack	

	32
Reset	
Stack Overflow/Underflow	
STATUS Register	18
SUBWFB	
т	
T1CON Register	25 153
T1GCON Register	
T2CON (Timer2) Register	
T2CON Register	25
Temperature Indicator	440
Associated Registers	
Temperature Indicator Module	
Thermal Considerations	
Timer0	
Associated Registers	
Operation	
Specifications	242
Timer1	
Associated registers	155, 207
Asynchronous Counter Mode	
Reading and Writing	
Clock Source Selection	
Interrupt	
Operation	
Operation During Sleep	
Prescaler	
Specifications	
Timer1 Gate	
	447
Selecting Source	
TMR1H Register	
TMR1L Register	
Timer2	157
Associated registers	157
Associated registers Timers	157
Associated registers Timers Timer1	157 160
Associated registers Timers Timer1 T1CON	157 160 153
Associated registers Timers Timer1	157 160 153
Associated registers Timers Timer1 T1CON	157 160 153
Associated registers Timers Timer1 T1CON T1GCON	157 160 153 154
Associated registers Timers Timer1 T1CON T1GCON Timer2	157 160 153 154
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON	157 160 153 154 159
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion	157 160 153 154 159 243
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode)	157 160 153 154 159 243 244
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR)	157 160 153 154 159 243 244 240
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations	157 160 153 154 159 243 244 240 55
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt Timing Parameter Symbology TMR0 Register	
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt Timing Parameter Symbology TMR0 Register TMR1H Register	157 160 153 154 159 243 244 240 55 239 238 131 64 57 240 241 149 57 240 241 149 57 240 241 241 25 237 25
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt Timing Parameter Symbology TMR1H Register TMR1L Register	157 160 153 154 159 243 244 240 55 239 238 131 40 57 240 241 149 57 240 241 149 57 240 241 149 57 240 241 25 25 25
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt Timing Parameter Symbology TMR0 Register TMR1H Register TMR1L Register	157 160 153 154 159 243 244 240 240 241 131 64 238 131 64 57 240 238 131 49 57 240 241 149 57 240 241 241 241 25 25 25 25 25
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion (Sleep Mode) A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt Timing Parameter Symbology TMR1H Register TMR1L Register TMR2 Register TMR2 Register TRIS	157 160 153 154 159 243 244 240 55 239 238 238 238 131 49 57 240 241 149 76 241 149 76 237 25 25 25 25 25 25 25
Associated registers Timers Timer1 T1CON T1GCON Timer2 T2CON Timing Diagrams A/D Conversion A/D Conversion (Sleep Mode) Brown-out Reset (BOR) Brown-out Reset (BOR) Brown-out Reset Situations CLKOUT and I/O Clock Timing Comparator Output INT Pin Interrupt Internal Oscillator Switch Timing Reset Start-up Sequence Reset, WDT, OST and Power-up Timer Timer0 and Timer1 External Clock Timer1 Incrementing Edge Wake-up from Interrupt Timing Parameter Symbology TMR0 Register TMR1H Register TMR1L Register	157 160 153 154 159 243 244 240 55 239 238 238 238 131 49 57 240 241 149 76 241 149 76 237 25 25 25 25 25 25 25

۷

VREF. SEE ADC Reference Voltage VREGCON Register	78
W	
Wake-up Using Interrupts	75
Watchdog Timer (WDT)	56
Associated Registers	82
Modes	
Specifications	241
WDTCON Register	81
WPUA Register	
Write Protection	
WWW Address	275
WWW, On-Line Support	7

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
From	: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Appli	cation (optional):				
Wou	d you like a reply?YN				
Devi	ce: PIC12(L)F1501	Literature Number: DS41615A			
Ques	stions:				
1. V	Vhat are the best features of this document?				
-					
2. H	2. How does this document meet your hardware and software development needs?				
-					
3. E	3. Do you find the organization of this document easy to follow? If not, why?				
-					
4. V	4. What additions to the document do you think would enhance the structure and subject?				
_					
5. V	. What deletions from the document could be made without affecting the overall usefulness?				
_					
6. l	s there any incorrect or misleading information (what and	d where)?			
-					
7. H	low would you improve this document?				
-					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ - <u>X</u> /XX	<u>xxx</u>	Examples:
Device	Tape and Reel Temperature Package Option Range	Pattern	a) PIC12LF1501T - I/SN Tape and Reel, Industrial temperature, SOIC package
Device:	PIC12F1501, PIC12LF1501		b) PIC12F1501 - I/P Industrial temperature PDIP package
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾		c) PIC12F1501 - E/MF Extended temperature, DFN package
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)		
Package:	MC = Micro Lead Frame (DFN) 2x3 MF = Micro Lead Frame (DFN) 3x3 MS = MSOP P = Plastic DIP SN = SOIC		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)		with your Microchip Sales Office for package availability with the Tape and Reel option.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820