

2.5 Ω Quad SPST Switches in Chip Scale Package

ADG781/ADG782/ADG783

FEATURES

1.8 V to 5.5 V Single Supply Low On Resistance (2.5 Ω Typ) Low On-Resistance Flatness (0.5 Ω) -3 dB Bandwidth > 200 MHz Rail-to-Rail Operation 20-Lead 4 mm × 4 mm Chip Scale Package Fast Switching Times $t_{ON} = 16$ ns $t_{OFF} = 10$ ns Typical Power Consumption (< 0.01 μ W) TTL/CMOS Compatible For Functionally Equivalent Devices in 16-Lead TSSOP and SOIC Packages, See ADG711/ADG712/ADG713

APPLICATIONS

Battery Powered Systems Communication Systems Sample Hold Systems Audio Signal Routing Video Switching Mechanical Reed Relay Replacement

GENERAL DESCRIPTION

The ADG781, ADG782, and ADG783 are monolithic CMOS devices containing four independently selectable switches. These switches are designed on an advanced submicron process that provides low power dissipation and high switching speed, low on resistance, low leakage currents and high bandwidth.

They are designed to operate from a single 1.8 V to 5.5 V supply, making them ideal for use in battery powered instruments and with the new generation of DACs and ADCs from Analog Devices. Fast switching times and high bandwidth make the part suitable for video signal switching.

The ADG781, ADG782, and ADG783 contain four independent single-pole/single throw (SPST) switches. The ADG781 and ADG782 differ only in that the digital control logic is inverted. The ADG781 switches are turned on with a logic low on the appropriate control input, while a logic high is required to turn on the switches of the ADG782. The ADG783 contains two switches whose digital control logic is similar to the ADG781, while the logic is inverted on the other two switches.


Each switch conducts equally well in both directions when ON. The ADG783 exhibits break-before-make switching action.

The ADG781/ADG782/ADG783 are available in 20-lead chip scale packages.

REV.C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- 1. 20-Lead 4 mm \times 4 mm Chip Scale Package (CSP).
- 2. 1.8 V to 5.5 V Single Supply Operation. The ADG781, ADG782, and ADG783 offer high performance and are fully specified and guaranteed with 3 V and 5 V supply rails.
- 3. Very Low R_{ON} (4.5 Ω max at 5 V, 8 Ω max at 3 V). At supply voltage of 1.8 V, R_{ON} is typically 35 Ω over the temperature range.
- 4. Low On-Resistance Flatness.
- 5. -3 dB Bandwidth >200 MHz.
- 6. Low Power Dissipation. CMOS construction ensures low power dissipation.
- 7. Fast t_{ON}/t_{OFF.}
- 8. Break-Before-Make Switching. This prevents channel shorting when the switches are configured as a multiplexer (ADG783 only).

	BVe	ersion		
-		-40°C to		— • • • • •
Parameter	+25°C	+85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V_{DD}	V	
On Resistance (R _{ON})	2.5		Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = -10 \text{ mA};$
	4	4.5	Ω max	Test Circuit 1
On-Resistance Match Between		0.05	Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{S} = -10 mA$
Channels (ΔR_{ON})		0.4	Ω max	
On-Resistance Flatness (R _{FLAT(ON)})	0.5		Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{S} = -10 mA$
		1.0	Ω max	
LEAKAGE CURRENTS				$V_{DD} = 5.5 V;$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm S} = 4.5 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/4.5 \text{ V};$
	± 0.1	± 0.2	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$
Diamierr Deanage D (err)	± 0.1	± 0.2	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	± 0.01		nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 4.5 V;
	± 0.1	± 0.2	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Low Voltage, VINL Input Current		0.0	v max	
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
INL OF INH	0.005	± 0.1	μA max	VIN - VINL OF VINH
DYNAMIC CHARACTERISTICS ²				
	11		no trin	P = 300 O C = 35 pE
t _{ON}	11	16	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, $V_S = 3 V$; Test Circuit 4
+	6	10	ns max	$R_{\rm L} = 300 \ \Omega$, $C_{\rm L} = 35 \ pF$,
t _{OFF}	6	10	ns typ	$V_{\rm S} = 3 \text{ V}; \text{ Test Circuit 4}$
Break-Before-Make Time Delay, t_D	6	10	ns max ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$,
(ADG783 Only)	0	1	ns min	$V_{S1} = V_{S2} = 3 V$; Test Circuit 5
Charge Injection	3	1		$V_{S1} = V_{S2} = 5 V$, rest circuit 5 $V_S = 2 V$; $R_S = 0 \Omega$, $C_L = 1 nF$;
Charge injection	5		pC typ	$V_S = 2 V$, $K_S = 0.22$, $C_L = 1 m^2$, Test Circuit 6
Off Isolation	-58		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
On isolation	-78		dB typ dB typ	$R_L = 50 \Omega_2, C_L = 5 \text{ pF}, f = 10 \text{ MHz};$ $R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz};$
	-70		ub typ	$R_L = 50.22$, $C_L = 5.01$, $T = 1.0012$, Test Circuit 7
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;
Chamiler to Chamiler Crosstark	50		dD typ	Test Circuit 8
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9
C _S (OFF)	10		pF typ	f = 1 MHz
C _D (OFF)	10		pF typ	f = 1 MHz
$C_D, C_S(ON)$	22		pF typ	f = 1 MHz
POWER REQUIREMENTS				V _{DD} = 5.5 V
I _{DD}	0.001		μA typ	Digital Inputs = 0 V or 5.5 V
		1.0	µA max	

NOTES

 1Temperature ranges are as follows: B Version: –40 $^\circ C$ to +85 $^\circ C.$

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

$\label{eq:specifications} SPECIFICATIONS^{1} \quad (v_{DD} = 3 \ V \ \pm 10\%, \ \text{GND} = 0 \ V. \ \text{All specifications} \ -40^{\circ}\text{C to} \ +85^{\circ}\text{C unless otherwise noted.})$

	B Ve	ersion		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V _{DD}	V	
On Resistance (R_{ON})	5	5.5	ν Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{S} = -10 mA$;
On Resistance (R _{0N})		10	$\Omega \max$	Test Circuit 1
On-Resistance Match Between	0.1	10	Ω typ	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $I_{\rm S} = -10$ mA
Channels (ΔR_{ON})		0.5	Ω max	
On-Resistance Flatness $(R_{FLAT(ON)})$		2.5	Ωtyp	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $I_{\rm S} = -10$ mA
LEAKAGE CURRENTS				$V_{DD} = 3.3 V;$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm DD} = 3.5 \text{ V};$ $V_{\rm S} = 3 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/3 \text{ V};$
boulce off Leakage is (011)	± 0.01 ± 0.1	± 0.2	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	± 0.01	_0.2	nA typ	$V_{\rm S} = 3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3 V};$
21mm 011 2000 go 10 (011)	± 0.1	± 0.2	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 3 V;
	± 0.1	± 0.2	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1	μA max	
DYNAMIC CHARACTERISTICS ²				
t _{ON}	13		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$
		20	ns max	$V_{\rm S}$ = 2 V; Test Circuit 4
t _{OFF}	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$
		12	ns max	$V_{\rm S}$ = 2 V; Test Circuit 4
Break-Before-Make Time Delay, t _D	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$
(ADG783 Only)		1	ns min	$V_{S1} = V_{S2} = 2 V$; Test Circuit 5
Charge Injection	3		pC typ	$V_S = 1.5 V$; $R_S = 0 \Omega$, $C_L = 1 nF$; Test Circuit 6
Off Isolation	-58		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-78		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
				Test Circuit 7
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz;$
Pandwidth 2 dP	200		MUztum	Test Circuit 8 P = 50 Q C = 5 pE: Toot Circuit 0
Bandwidth -3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9
C _s (OFF) C _d (OFF)	10 10		pF typ pF typ	f = 1 MHz f = 1 MHz
$C_D (OFF)$ $C_D, C_S (ON)$	22		pF typ pF typ	f = 1 MHz
			Pr typ	
POWER REQUIREMENTS	0.001			$V_{DD} = 3.3 V$
I _{DD}	0.001	1.0	μA typ	Digital Inputs = 0 V or 3.3 V
		1.0	μA max	

NOTES

 $^1Temperature ranges are as follows: B Version: <math display="inline">-40^\circ C$ to $+85^\circ C.$

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = 25^{\circ}C \text{ unless otherwise noted.})$

Lead Temperature, Soldering (10 sec)	300°C
IR Reflow (<20 sec)	235°C

NOTES


²Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table I. Truth Table (ADG781/ADG782)

ADG781 In	ADG782 In	Switch Condition
0	1	ON
1	0	OFF

Table II. Truth Table (ADG783)

Logic	Switch 1, 4	Switch 2, 3
0	OFF ON	ON OFF
1	UN	ULL



1. NC = NO CONNECT. 2. EXPOSED PAD TIED TO SUBSTRATE, GND.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG781/ADG782/ADG783 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


V _{DD}	Most positive power supply potential.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
R _{ON}	Ohmic resistance between D and S.
$\Delta R_{\rm ON}$	On-resistance match between any two channels (i.e., R_{ON} max and R_{ON} min).
R _{FLAT(ON)}	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I _S (OFF)	Source leakage current with the switch "OFF."
I _D (OFF)	Drain leakage current with the switch "OFF."
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."
$V_{D}(V_{S})$	Analog voltage on terminals D, S.
C _S (OFF)	"OFF" switch source capacitance.
C _D (OFF)	"OFF" switch drain capacitance.

TERMINOLOGY

Typical Performance Characteristics




TPC 1. On Resistance as a Function of V_D (V_S)




TPC 2. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 3 V$


$C_D, C_S (ON)$	"ON" switch capacitance.
t _{ON}	Delay between applying the digital control input and the output switching on.
t _{OFF}	Delay between applying the digital control input and the output switching off.
t _D	"OFF" time or "ON" time measured
	between the 90% points of both switches, when switching from one address state to another (ADG783 only).
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
On Response	The frequency response of the "ON" switch.
On Loss	The loss due to the on resistance of the switch.
On Response	during switching. The frequency response of the "ON" switch.




TPC 3. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 5 V$




TPC 4. Supply Current vs. Input Switching Frequency




TPC 5. Off Isolation vs. Frequency



TPC 6. Crosstalk vs. Frequency




TPC 7. On Response vs. Frequency






APPLICATIONS


Figure 1 illustrates a photodetector circuit with programmable gain. An AD820 is used as the output operational amplifier. With the resistor values shown in the circuit, and using different combinations of the switches, gain in the range of 2 to 16 can be achieved.







REV.C

Test Circuits







Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay, t_D












Test Circuit 7. Off Isolation






Test Circuit 8. Channel-to-Channel Crosstalk



OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG781BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG781BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG782BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG782BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG783BCPZ	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG783BCPZ-REEL	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6
ADG783BCPZ-REEL7	-40°C to +85°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-20-6

¹ Z = RoHS Compliant Part.

REVISION HISTORY

2/13—Rev. B to Rev. C

• • • • • • • • • •	
Changed Pin 4 from S3 to S44	
Changes to Test Circuit 17	
Changes to Ordering Guide9	
8/12—Rev. A to Rev. B	
Updated Outline Dimensions	
Changes to Ordering Guide9	
3/02—Rev. 0 to Rev. A	
Edits to Typical Performance Characteristics 5-6	

Edits to Typical Performance Characteristics	. 5-6
Changes to OUTLINE DIMENSIONS drawing	8

©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02372-0-2/13(C)

