

Data Sheet

FEATURES

Qualified for automotive applications Low power operation **5 V operation** 1.0 mA per channel maximum @ 0 Mbps to 2 Mbps 3.5 mA per channel maximum @ 10 Mbps 31 mA per channel maximum @ 90 Mbps **3 V operation** 0.7 mA per channel maximum @ 0 Mbps to 2 Mbps 2.1 mA per channel maximum @ 10 Mbps 20 mA per channel maximum @ 90 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 125°C High data rate: dc to 90 Mbps (NRZ) **Precise timing characteristics** 2 ns maximum pulse width distortion 2 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs **Output enable function** 16-lead SOIC wide body package **RoHS-compliant models available** Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A **VDE Certificate of Conformity** DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 560 V peak

TÜV approval: IEC/EN/UL/CSA 61010-1

APPLICATIONS

General-purpose multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation Automotive systems





Figure 1. ADuM1400

FUNCTIONAL BLOCK DIAGRAMS








Figure 3. ADuM1402

Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2003-2012 Analog Devices, Inc. All rights reserved.

Quad-Channel Digital Isolators ADuM1400/ADuM1401/ADuM1402

GENERAL DESCRIPTION

The ADuM140x¹ are quad-channel digital isolators based on Analog Devices, Inc., *i*Coupler^{\circ} technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics.

The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth of the power of optocouplers at comparable signal data rates.

The ADuM140x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM140x provides low pulse width distortion (<2 ns for CRW grade) and tight channel-to-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM140x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and when power is not applied to one of the supplies.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

TABLE OF CONTENTS

| DIN V VDE V 0884-10 (VDE V 0884-10) Insulation |
|---|
| Characteristics 20 |
| Recommended Operating Conditions |
| Absolute Maximum Ratings |
| ESD Caution21 |
| Pin Configurations and Function Descriptions 22 |
| Typical Performance Characteristics |
| Applications Information |
| PC Board Layout |
| Propagation Delay-Related Parameters27 |
| DC Correctness and Magnetic Field Immunity |
| Power Consumption |
| Insulation Lifetime |
| Outline Dimensions |
| Ordering Guide |
| Automotive Products |
| |

REVISION HISTORY

| 3/12—Rev. G to Rev. H | |
|---|----|
| Created Hyperlink for Safety and Regulatory Approvals | |
| Entry in Features Section | 1 |
| Change to PC Board Layout Section | 27 |
| Updated Outline Dimensions | 30 |
| Moved Automotive Products Section | 31 |

5/08—Rev. F to Rev. G

| Added ADuM1400W, ADuM1401W, and ADu | M1402W |
|-------------------------------------|-----------|
| Parts | Universal |
| Added Table 4 | 11 |
| Added Table 5 | 13 |
| Added Table 6 | 15 |
| Added Table 7 | 17 |
| Changes to Table 12 | 20 |
| Changes to Table 13 | 21 |
| Added Automotive Products Section | 29 |
| | |

11/07—Rev. E to Rev. F

| Changes to Note 11 |
|---|
| Added ADuM140xARW Change vs. Temperature Parameter4 |
| Added ADuM140xARW Change vs. Temperature Parameter5 |
| Added ADuM140xARW Change vs. Temperature Parameter8 |
| Changes to Figure 17 |
| 6 6 |

6/07—Rev. D to Rev. E

| Updated VDE Certification Throughout | 1 |
|---|----|
| Changes to Features and Note 1 | 1 |
| Changes to Figure 1, Figure 2, and Figure 3 | 1 |
| Changes to Regulatory Information Section | 10 |
| Changes to Table 7 | 11 |
| Added Table 10 | 12 |
| Added Insulation Lifetime Section | 20 |
| Updated Outline Dimensions | 21 |
| Changes to Ordering Guide | 21 |
| | |

2/06—Rev. C to Rev. D

| Updated Format | . Universal |
|--------------------|-------------|
| Added TÜV Approval | . Universal |

5/05—Rev. B to Rev. C

| . Universal |
|-------------|
| 1 |
| 8 |
| 12 |
| 21 |
| |

6/04—Rev. A to Rev. B

| Changes to Format | Universal |
|--|-----------|
| Changes to Features | 1 |
| Changes to Electrical Characteristics—5 V Operation. | 3 |
| Changes to Electrical Characteristics—3 V Operation. | 5 |
| Changes to Electrical Characteristics—Mixed 5 V/3 V | or |
| 3 V/5 V Operation | 7 |
| Changes to DIN EN 60747-5-2 (VDE 0884 Part 2) Inst | ulation |
| Characteristics Title | 11 |
| Changes to the Ordering Guide | 19 |

5/04—Rev. 0 to Rev. A

| Updated Format | Universal |
|--|-----------|
| Changes to the Features | 1 |
| Changes to Table 7 and Table 8 | 14 |
| Changes to Table 9 | 15 |
| Changes to the DC Correctness and Magnetic Field I | mmunity |
| Section | 20 |
| Changes to the Power Consumption Section | 21 |
| Changes to the Ordering Guide | 22 |

9/03—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V, 105°C OPERATION¹

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = V_{DD2} = 5 \text{ V}$. These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 1.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|-------------------------------------|---|-------|------|------|--|
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current per Channel, Quiescent | IDDI (Q) | | 0.50 | 0.53 | mA | |
| Output Supply Current per Channel, Quiescent | I _{DDO (Q)} | | 0.19 | 0.21 | mA | |
| ADuM1400 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (90)} | | 70 | 100 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | DD2 (90) | | 18 | 25 | mA | 45 MHz logic signal freq. |
| ADuM1401 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (Q) | | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (90)} | | 57 | 82 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (90)} | | 31 | 43 | mA | 45 MHz logic signal freq. |
| ADuM1402 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} or V _{DD2} Supply Current | IDD1 (Q), IDD2 (Q) | | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | | | | 5 5 1 |
| V _{DD1} or V _{DD2} Supply Current | IDD1 (10), IDD2 (10) | | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | | | | | | 5 5 1 |
| V _{DD1} or V _{DD2} Supply Current | IDD1 (90), IDD2 (90) | | 44 | 62 | mA | 45 MHz logic signal freq. |
| For All Models | | | | | | 5 5 1 |
| Input Currents | Iia, Iib, Iic, Iid, Ie1, Ie2 | -10 | +0.01 | +10 | μA | $\begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$ |
| Logic High Input Threshold | V _{IH} , V _{EH} | 2.0 | | | v | |
| Logic Low Input Threshold | VIL, VEL | | | 0.8 | v | |
| Logic High Output Voltages | Voah, Vobh, | (V _{DD1} or V _{DD2}) – 0.1 | 5.0 | | v | $I_{0x} = -20 \ \mu A, V_{1x} = V_{1xH}$ |
| | Voch, Vodh | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | | | v | $I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$ |
| Logic Low Output Voltages | VOAL, VOBL, | (,, | 0.0 | 0.1 | v | $I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$ |
| | Vocl, Vodl | | 0.04 | 0.1 | V | $I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$ |
| | | | 0.2 | 0.4 | V | $I_{\text{ox}} = 4 \text{ mA}, V_{\text{ix}} = V_{\text{ixL}}$ |
| SWITCHING SPECIFICATIONS | 1 | | | | | , |
| ADuM140xARW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | t _{PHL} , t _{PLH} | 50 | 65 | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |

Data Sheet

ADuM1400/ADuM1401/ADuM1402

| | | 1 | | | | |
|---|--|-----|------|------|---------|--|
| Parameter | Symbol | Min | Тур | Мах | Unit | Test Conditions |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 11 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{РSK} | | | 50 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} /t _{PSKOD} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| ADuM140xBRW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | t _{PHL} , t _{PLH} | 20 | 32 | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 15 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{pskcd} | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t _{pskod} | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| ADuM140xCRW | | | | | | |
| Minimum Pulse Width ³ | PW | | 8.3 | 11.1 | ns | C _L = 15 pF, CMOS signal levels |
| Maximum Data Rate ⁴ | | 90 | 120 | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 18 | 27 | 32 | ns | C _L = 15 pF, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | 0.5 | 2 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 3 | | ps/°C | C _L = 15 pF, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 10 | ns | C _L = 15 pF, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 2 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t _{PSKOD} | | | 5 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tplh | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | t _{PZH} , t _{PZL} | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 2.5 | | ns | C _L = 15 pF, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV∕µs | $V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM∟ | 25 | 35 | | kV/μs | $V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = 800 V |
| Refresh Rate | fr | | 1.2 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | IDDI (D) | | 0.19 | | mA/Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | IDDO (D) | | 0.05 | | mA/Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V, 105°C OPERATION¹

 $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{DD2} = 3.0 \text{ V}$. These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

| Table 2. | | I | _ | | | |
|---|---|--|-------|------|-------|---|
| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current per Channel, Quiescent | I _{DDI (Q)} | | 0.26 | 0.31 | mA | |
| Output Supply Current per Channel, Quiescent | I _{DDO (Q)} | | 0.11 | 0.14 | mA | |
| ADuM1400 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| VDD1 Supply Current | IDD1 (Q) | | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | | | | |
| VDD1 Supply Current | I _{DD1 (10)} | | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | | | | | | |
| VDD1 Supply Current | IDD1 (90) | | 37 | 65 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (90)} | | 11 | 15 | mA | 45 MHz logic signal freq. |
| ADuM1401 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | DD1 (Q) | | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | (0) | | | | | |
| V _{DD1} Supply Current | DD1 (10) | | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | DD2 (10) | | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | 1002 (10) | | | 5.0 | | 5 <u>-</u> .e g.e s.g eq. |
| V _{DD1} Supply Current | DD1 (90) | | 30 | 52 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (90) | | 18 | 27 | mA | 45 MHz logic signal freq. |
| ADuM1402 Total Supply Current, Four Channels ² | 1002 (90) | | 10 | 27 | | is mill logic signarrieq. |
| DC to 2 Mbps | | | | | | |
| V _{DD1} or V _{DD2} Supply Current | I _{DD1 (Q)} , I _{DD2 (Q)} | | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | UD1 (Q), UD2 (Q) | | 0.9 | 1.5 | | De to T Miliz logic signal freq. |
| V_{DD1} or V_{DD2} Supply Current | 1 | | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | I _{DD1 (10)} , I _{DD2 (10)} | | 5.0 | 4.2 | | 5 miliz logic signal freq. |
| | | | 24 | 39 | | 45 MULT Logic cignal frog |
| V _{DD1} or V _{DD2} Supply Current For All Models | DD1 (90), DD2 (90) | | 24 | 29 | mA | 45 MHz logic signal freq. |
| | | 10 | .0.01 | . 10 | | |
| Input Currents | IIA, IIB, IIC, IID, IE1, IE2 | -10 | +0.01 | +10 | μA | $\begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2} \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$ |
| Logic High Input Threshold | VIH, VEH | 1.6 | | | v | |
| Logic Low Input Threshold | VIH, VEH VIL, VEL | 1.0 | | 0.4 | v | |
| Logic High Output Voltages | Vil, Vel Voah, Vobh, | (V _{DD1} or V _{DD2}) – 0.1 | 3.0 | 0.4 | v | $I_{0x} = -20 \ \mu A, V_{1x} = V_{1xH}$ |
| Logic High Output voltages | Voah, Vobh, Voch, Vodh | $(V_{DD1} \text{ or } V_{DD2}) = 0.1$ $(V_{DD1} \text{ or } V_{DD2}) = 0.4$ | 2.8 | | v | $I_{0x} = -20 \ \mu\text{A}, V_{1x} = V_{1xH}$ $I_{0x} = -4 \ \text{mA}, V_{1x} = V_{1xH}$ |
| Logic Low Output Voltages | VOAL, VOBL, | (VDD1 OI VDD2) = 0.4 | | 0.1 | v | $I_{0x} = -4 \text{ IIA}, v_{1x} = v_{1xH}$ $I_{0x} = 20 \mu\text{A}, V_{1x} = V_{1xL}$ |
| Logic Low Output voltages | VOAL, VOBL, Vocl, Vodl | | 0.0 | 0.1 | v | $I_{0x} = 20 \ \mu A, \ v_{1x} = v_{1xL}$ $I_{0x} = 400 \ \mu A, \ V_{1x} = V_{1xL}$ |
| | · OCL, · ODL | | 0.04 | | | • |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| | | | | | | |
| ADuM140xARW | D14/ | | | 1000 | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | - | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 50 | 75 | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | 1 | | 11 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} /t _{PSKOD} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |

Data Sheet

ADuM1400/ADuM1401/ADuM1402

| | | | | | 1 | ſ |
|---|-------------------------------------|-----|------|------|-------------|--|
| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
| ADuM140xBRW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 20 | 38 | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 3 | ns | C _L = 15 pF, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | C _L = 15 pF, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 22 | ns | C _L = 15 pF, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t pskod | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| ADuM140xCRW | | | | | | |
| Minimum Pulse Width ³ | PW | | 8.3 | 11.1 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 90 | 120 | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 20 | 34 | 45 | ns | C _L = 15 pF, CMOS signal levels |
| Pulse Width Distortion, t _{PLH} – t _{PHL} ⁵ | PWD | | 0.5 | 2 | ns | C _L = 15 pF, CMOS signal levels |
| Change vs. Temperature | | | 3 | | ps/°C | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 16 | ns | C _L = 15 pF, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t pskcd | | | 2 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t pskod | | | 5 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tplh | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | t _{PZH} , t _{PZL} | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 3 | | ns | C _L = 15 pF, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output [®] | CM _H | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM⊾ | 25 | 35 | | kV/μs | $V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V |
| Refresh Rate | fr | | 1.1 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | I _{DDI (D)} | | 0.10 | | mA/ Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | I _{DDO (D)} | | 0.03 | | mA/ Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

ELECTRICAL CHARACTERISTICS-MIXED 5 V/3 V OR 3 V/5 V, 105°C OPERATION¹

5 V/3 V operation: $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$, $2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$; 3 V/5 V operation: $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$, $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{\text{DD1}} = 3.0 \text{ V}$, $V_{\text{DD2}} = 5 \text{ V}$ or $V_{\text{DD1}} = 5 \text{ V}$, $V_{\text{DD2}} = 3.0 \text{ V}$. These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

| Table | 3. |
|-------|----|
| raute | э. |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|-----------------------|-----|------|------|------|--------------------------------|
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current per Channel, Quiescent | I _{DDI (Q)} | | | | | |
| 5 V/3 V Operation | | | 0.50 | 0.53 | mA | |
| 3 V/5 V Operation | | | 0.26 | 0.31 | mA | |
| Output Supply Current per Channel, Quiescent | IDDO (Q) | | | | | |
| 5 V/3 V Operation | | | 0.11 | 0.14 | mA | |
| 3 V/5 V Operation | | | 0.19 | 0.21 | mA | |
| ADuM1400 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | | | | |
| 5 V/3 V Operation | | | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation | | | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | | | | |
| 5 V/3 V Operation | | | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation | | | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | | | | |
| VDD1 Supply Current | IDD1 (10) | | | | | |
| 5 V/3 V Operation | | | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| 3 V/5 V Operation | | | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (10) | | | | | |
| 5 V/3 V Operation | | | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| 3 V/5 V Operation | | | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (90)} | | | | | |
| 5 V/3 V Operation | | | 70 | 100 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation | | | 37 | 65 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (90) | | | | | |
| 5 V/3 V Operation | | | 11 | 15 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation | | | 18 | 25 | mA | 45 MHz logic signal freq. |
| ADuM1401 Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| VDD1 Supply Current | IDD1 (Q) | | | | | |
| 5 V/3 V Operation | | | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation | | | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | | | | |
| 5 V/3 V Operation | | | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation | | | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | | | | |
| 5 V/3 V Operation | | 1 | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| 3 V/5 V Operation | | | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2} (10) | | | | | |
| 5 V/3 V Operation | | | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| 3 V/5 V Operation | | | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |

Data Sheet

ADuM1400/ADuM1401/ADuM1402

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--|---|---|------------|----------|--|
| 90 Mbps (CRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (90)} | | | | | |
| 5 V/3 V Operation | | | 57 | 82 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation | | | 30 | 52 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (90)} | | | | | 5 5 1 |
| 5 V/3 V Operation | | | 18 | 27 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation | | | 31 | 43 | mA | 45 MHz logic signal freq. |
| ADuM1402 Total Supply Current, Four Channels ² | | | | | | 5 5 1 |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | | | | |
| 5 V/3 V Operation | 1001(Q) | | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation | | | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (Q) | | 0.9 | 1.5 | ша | De to Finitiziogle signarited. |
| 5 V/3 V Operation | IDD2 (Q) | | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 3 V/5 V Operation | | | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) | | | 1.5 | 2.1 | | De to Thin 2 logic signal freq. |
| V _{DD1} Supply Current | 1 | | | | | |
| | DD1 (10) | | 5.6 | 70 | m۸ | 5 MHz logic signal frog |
| 5 V/3 V Operation | | | 5.6 3.0 | 7.0 4.2 | mA mA | 5 MHz logic signal freq. 5 MHz logic signal freq. |
| 3 V/5 V Operation | | | 3.0 | 4.2 | mA | 5 MHZ logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 2.0 | 4.2 | | |
| 5 V/3 V Operation | | | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| 3 V/5 V Operation | | | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRW Grade Only) | | | | | | |
| V _{DD1} Supply Current | DD1 (90) | | | | | |
| 5 V/3 V Operation | | | 44 | 62 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation | | | 24 | 39 | mA | 45 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (90)} | | | | | |
| 5 V/3 V Operation | | | 24 | 39 | mA | 45 MHz logic signal freq. |
| 3 V/5 V Operation | | | 44 | 62 | mA | 45 MHz logic signal freq. |
| For All Models | | | | | | |
| Input Currents | I _{IA} , I _{IB} , I _{IC} , I _{ID} , I _{E1} , I _{E2} | -10 | +0.01 | +10 | μA | $\begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD} \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$ |
| Logic High Input Threshold | VIH, VEH | | | | | |
| 5 V/3 V Operation | | 2.0 | | | V | |
| 3 V/5 V Operation | | 1.6 | | | V | |
| Logic Low Input Threshold | V_{IL}, V_{EL} | | | | | |
| 5 V/3 V Operation | | | | 0.8 | V | |
| 3 V/5 V Operation | | | | 0.4 | v | |
| Logic High Output Voltages | Voah, Vobh, | (V _{DD1} or V _{DD2}) - 0.1 | (V _{DD1} or V _{DD2}) | | v | $I_{Ox} = -20 \ \mu A$, $V_{Ix} = V_{IxH}$ |
| 5 5 1 5 | Voch, Vodh | | (V _{DD1} or V _{DD2}) – 0.2 | | v | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | VOAL, VOBL, | | 0.0 | 0.1 | v | $I_{Ox} = 20 \ \mu A, \ V_{Ix} = V_{IxL}$ |
| | Vocl, Vodl | | 0.04 | 0.1 | V | $I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM140xARW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | 1000 | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 50 | 70 | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| | PWD | 50 | 70 | 40 | | |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | FWD | | 11 | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 11 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | tpskcd/tpskod | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| ADuM140xBRW | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 15 | 35 | 50 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |

| Parameter | Symbol | Min | Тур | Мах | Unit | Test Conditions |
|---|--------------------------------|-----|------|------|---------|--|
| Pulse Width Distortion, $\left t_{PLH}-t_{PHL} ight ^5$ | PWD | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 22 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t pskcd | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t pskod | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| ADuM140xCRW | | | | | | |
| Minimum Pulse Width ³ | PW | | 8.3 | 11.1 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 90 | 120 | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 20 | 30 | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | 0.5 | 2 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 3 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 14 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 2 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t _{PSKOD} | | | 5 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tplh | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzh, tpzl | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | | | | $C_L = 15 \text{ pF}$, CMOS signal levels |
| 5 V/3 V Operation | | | 3.0 | | ns | |
| 3 V/5 V Operation | | | 2.5 | | ns | |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV/µs | $V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CML | 25 | 35 | | kV/µs | $V_{lx} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = 800 V |
| Refresh Rate | fr | | | | | |
| 5 V/3 V Operation | | | 1.2 | | Mbps | |
| 3 V/5 V Operation | | | 1.1 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | I _{DDI (D)} | | | | | |
| 5 V/3 V Operation | | | 0.19 | | mA/Mbps | |
| 3 V/5 V Operation | | | 0.10 | | mA/Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | I _{DDO (D)} | | | | | |
| 5 V/3 V Operation | | | 0.03 | | mA/Mbps | |
| 3 V/5 V Operation | | | 0.05 | | mA/Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{lx} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{lx} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 8 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—5 V, 125°C OPERATION¹

 $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$, $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{\text{DD1}} = V_{\text{DD2}} = 5 \text{ V}$. These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--|---|-------|------|------|---|
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current per Channel, Quiescent | I _{DDI (Q)} | | 0.50 | 0.53 | mA | |
| Output Supply Current per Channel, Quiescent | IDDO (Q) | | 0.19 | 0.21 | mA | |
| ADuM1400W, Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| VDD1 Supply Current | IDD1 (Q) | | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (Q) | | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | |
| VDD1 Supply Current | I _{DD1 (10)} | | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | I _{DD2 (10)} | | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| ADuM1401W, Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| VDD1 Supply Current | IDD1 (Q) | | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | |
| VDD1 Supply Current | I _{DD1 (10)} | | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| ADuM1402W, Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} or V _{DD2} Supply Current | IDD1 (Q), IDD2 (Q) | | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | 5 5 1 |
| V _{DD1} or V _{DD2} Supply Current | DD1 (10), DD2 (10) | | 5.6 | 7.0 | mA | 5 MHz logic signal freg. |
| For All Models | | | | | | 5 5 1 |
| Input Currents | I_{IA} , I_{IB} , I_{IC} , | -10 | +0.01 | +10 | μA | $0 \text{ V} \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2}$ |
| | I_{ID} , I_{E1} , I_{E2} | | | | | $0 \ V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \ or \ V_{\text{DD2}}$ |
| Logic High Input Threshold | VIH, VEH | 2.0 | | | V | |
| Logic Low Input Threshold | VIL, VEL | | | 0.8 | V | |
| Logic High Output Voltages | Vоан, Vовн, | (V _{DD1} or V _{DD2}) – 0.1 | 5.0 | | V | $I_{\text{Ox}} = -20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$ |
| | Voch, Vodh | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 4.8 | | V | $I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$ |
| Logic Low Output Voltages | Voal, Vobl, | | 0.0 | 0.1 | V | $I_{\text{Ox}} = 20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$ |
| | Vocl, Vodl | | 0.04 | 0.1 | V | $I_{\text{Ox}} = 400 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$ |
| | | | 0.2 | 0.4 | V | $I_{\text{Ox}} = 4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxL}}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM140xWSRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | C _L = 15 pF, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 50 | 65 | 100 | ns | C _L = 15 pF, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{РSK} | | | 50 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} /t _{PSKOD} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--------------------------------|-----|------|-----|---------|---|
| ADuM140xWTRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 18 | 27 | 32 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 15 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t pskod | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tplh | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzh, tpzl | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 2.5 | | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM∟ | 25 | 35 | | kV/μs | $V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V |
| Refresh Rate | fr | | 1.2 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | I _{DDI (D)} | | 0.19 | | mA/Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | I _{DDO (D)} | | 0.05 | | mA/Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 8 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION¹

 $3.0 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$, $3.0 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{\text{DD1}} = V_{\text{DD2}} = 3.0 \text{ V}$. These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

| Parameter | Symbol | Min | Тур | Мах | Unit | Test Conditions |
|---|--|---|-------|------|------|--|
| DC SPECIFICATIONS | | | | | | |
| Input Supply Current per Channel, Quiescent | I _{DDI (Q)} | | 0.26 | 0.31 | mA | |
| Output Supply Current per Channel, Quiescent | IDDO (Q) | | 0.11 | 0.14 | mA | |
| ADuM1400W, Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| VDD1 Supply Current | IDD1 (Q) | | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | |
| VDD1 Supply Current | I _{DD1 (10)} | | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| ADuM1401W, Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| VDD1 Supply Current | IDD1 (Q) | | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | |
| VDD1 Supply Current | IDD1 (10) | | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (10)} | | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| ADuM1402W, Total Supply Current, Four Channels ² | | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} or V _{DD2} Supply Current | I _{DD1 (Q)} , I _{DD2 (Q)} | | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | |
| VDD1 or VDD2 Supply Current | IDD1 (10), IDD2 (10) | | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| For All Models | | | | | | |
| Input Currents | I _{IA} , I _{IB} , I _{IC} , IID, IE1, IE2 | -10 | +0.01 | +10 | μA | $\begin{array}{l} 0 \ V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$ |
| Logic High Input Threshold | VIH, VEH | 1.6 | | | V | |
| Logic Low Input Threshold | VIL, VEL | | | 0.4 | v | |
| Logic High Output Voltages | Voah, Vobh, | (V _{DD1} or V _{DD2}) - 0.1 | 3.0 | | V | $I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$ |
| | Voch, Vodh | $(V_{DD1} \text{ or } V_{DD2}) - 0.4$ | 2.8 | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | VOAL, VOBL, | | 0.0 | 0.1 | V | $I_{\text{Ox}} = 20 \ \mu\text{A}$, $V_{\text{Ix}} = V_{\text{IxL}}$ |
| | Vocl, Vodl | | 0.04 | 0.1 | V | $I_{\text{Ox}} = 400 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM140xWSRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 50 | 75 | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} /t _{PSKOD} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--------------------------------|-----|------|-----|---------|---|
| ADuM140xWTRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 20 | 34 | 45 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 22 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t _{PSKOD} | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tplh | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzh, tpzl | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 3 | | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output [®] | CM _H | 25 | 35 | | kV/μs | $V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM⊾ | 25 | 35 | | kV/μs | $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V |
| Refresh Rate | fr | | 1.1 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | I _{DDI (D)} | | 0.10 | | mA/Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | IDDO (D) | | 0.03 | | mA/Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V, 125°C OPERATION¹

 $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$, $3.0 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{\text{DD1}} = 5 \text{ V}$, $V_{\text{DD2}} = 3.0 \text{ V}$. These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|---|---|---|------|-------|--|
| DC SPECIFICATIONS | 5, | | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | max | • | |
| Input Supply Current per Channel, Quiescent | IDDI (Q) | | 0.50 | 0.53 | mA | |
| Output Supply Current per Channel, Quiescent | | | 0.11 | 0.14 | mA | |
| ADuM1400W, Total Supply Current, Four Channels ² | .000(0) | | | •••• | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (O) | | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | DD2 (Q) | | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | 1002 (Q) | | 0.0 | 0.12 | | |
| V _{DD1} Supply Current | IDD1 (10) | | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | DD2 (10) | | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| ADuM1401W, Total Supply Current, Four Channels ² | 1002(10) | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | •DD2 (Q) | | 0., | | | De to Thin 2 logie signa neq. |
| V _{DD1} Supply Current | IDD1 (10) | | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (10) | | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| ADuM1402W, Total Supply Current, Four Channels ² | 1002(10) | | | 5.0 | | ······=······························· |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | | | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | •DD2 (Q) | | 0.9 | 1.5 | | De to i mi iz logie signa neq. |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD1 (10) | | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| For All Models | 1002 (10) | | 5.0 | | | s mile logic signal freq. |
| Input Currents | I _{IA} , I _{IB} , I _{IC} , | -10 | +0.01 | +10 | μA | $0 \text{ V} \leq \text{V}_{\text{IA}}, \text{V}_{\text{IB}}, \text{V}_{\text{IC}}, \text{V}_{\text{ID}} \leq \text{V}_{\text{DD1}}$ |
| input currents | | 10 | 10.01 | 110 | p., (| or V_{DD2} , $0 V \le V_{E1}$, $V_{E2} \le V_{DD1}$ |
| | | | | | | or V _{DD2} |
| Logic High Input Threshold | $V_{\text{IH}}, V_{\text{EH}}$ | | | | | |
| 5 V/3 V Operation | | 2.0 | | | V | |
| 3 V/5 V Operation | | 1.6 | | | V | |
| Logic Low Input Threshold | VIL, VEL | | | | | |
| 5 V/3 V Operation | | | | 0.8 | V | |
| 3 V/5 V Operation | | | | 0.4 | V | |
| Logic High Output Voltages | V_{OAH} , V_{OBH} , | (V _{DD1} or V _{DD2}) - 0.1 | $V_{\text{DD1}} \text{ or } V_{\text{DD2}}$ | | V | $I_{\text{Ox}}=-20\ \mu\text{A}, V_{\text{Ix}}=V_{\text{IxH}}$ |
| | Voch, Vodh | $(V_{\text{DD1}} \text{ or } V_{\text{DD2}}) - 0.4$ | $V_{DD1}, V_{DD2} - 0.2$ | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V_{OAL} , V_{OBL} , | | 0.0 | 0.1 | V | $I_{\text{Ox}} = 20 \; \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$ |
| | Vocl, Vodl | | 0.04 | 0.1 | V | $I_{\rm Ox} = 400~\mu A, V_{\rm lx} = V_{\rm lxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM140xWSRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay⁵ | tphl, tplh | 50 | 70 | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{РSK} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} /t _{PSKOD} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|-------------------------------------|-----|------|-----|---------|---|
| ADuM140xWTRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | t _{PHL} , t _{PLH} | 20 | 30 | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, t _{PLH} – t _{PHL} ⁵ | PWD | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 22 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t _{PSKCD} | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t _{PSKOD} | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tplh | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzн, tpzl | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 3.0 | | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM⊾ | 25 | 35 | | kV/μs | $V_{Ix} = 0 V$, $V_{CM} = 1000 V$, transient magnitude = 800 V |
| Refresh Rate | fr | | 1.2 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | I _{DDI (D)} | | 0.19 | | mA/Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | IDDO (D) | | 0.03 | | mA/Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS-MIXED 3 V/5 V, 125°C OPERATION¹

 $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V};$ all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{DD1} = 3.0 \text{ V}, V_{DD2} = 5 \text{ V}$. These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--|---|-------------------------------------|------|------|--|
| DC SPECIFICATIONS | Symbol | | 170 | max | | |
| Input Supply Current per Channel, Quiescent | IDDI (O) | | 0.26 | 0.31 | mA | |
| Output Supply Current per Channel, Quiescent | | | 0.19 | 0.21 | mA | |
| ADuM1400W, Total Supply Current, Four Channels ² | 1000 (Q) | | 0.19 | 0.21 | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| V _{DD2} Supply Current | IDD2 (10) | | 2.6 | 3.5 | mA | 5 MHz logic signal freg. |
| ADuM1401W, Total Supply Current, Four Channels ² | | | | | | 5 5 1 |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | IDD1 (Q) | | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | I _{DD2 (Q)} | | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | 002(0) | | | | | |
| V _{DD1} Supply Current | I _{DD1 (10)} | | 3.7 | 5.4 | mA | 5 MHz logic signal freg. |
| V _{DD2} Supply Current | IDD2 (10) | | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| ADuM1402W, Total Supply Current, Four Channels ² | (, | | | | | |
| DC to 2 Mbps | | | | | | |
| V _{DD1} Supply Current | I _{DD1 (Q)} | | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| V _{DD2} Supply Current | | | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (TRWZ Grade Only) | 1002 (Q) | | 1.5 | 2.1 | | De to i minz logic signal freq. |
| V _{DD1} Supply Current | IDD1 (10) | | 3.0 | 4.2 | mA | 5 MHz logic signal freg. |
| V _{DD2} Supply Current | IDD2 (10) | | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| For All Models | (, | | | | | |
| Input Currents | IIA, IIB, IIC, IID, IE1, IE2 | -10 | +0.01 | +10 | μΑ | $\begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$ |
| Logic High Input Threshold | VIH, VEH | 1.6 | | | V | |
| Logic Low Input Threshold | VIL, VEL | | | 0.4 | v | |
| Logic High Output Voltages | Voah, Vobh, | (V _{DD1} or V _{DD2}) - 0.1 | V _{DD1} , V _{DD2} | | V | $I_{Ox} = -20 \ \mu A$, $V_{Ix} = V_{IxH}$ |
| | Voch, Vodh | (V _{DD1} or V _{DD2}) - 0.4 | VDD1, VDD2-0.2 | | v | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | VOAL, VOBL, | | 0.0 | 0.1 | v | $I_{Ox} = 20 \ \mu A$, $V_{Ix} = V_{IxL}$ |
| | Vocl, Vodl | | 0.04 | 0.1 | v | $I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| SWITCHING SPECIFICATIONS | | | | | | |
| ADuM140xWSRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 1000 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 1 | | | Mbps | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 50 | 70 | 100 | ns . | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 40 | ns | $C_{L} = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{РSK} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching ⁷ | t _{PSKCD} /t _{PSKOD} | | | 50 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |

| Parameter | Symbol | Min | Тур | Мах | Unit | Test Conditions |
|---|-------------------------------------|-----|------|-----|---------|--|
| ADuM140xWTRWZ | | | | | | |
| Minimum Pulse Width ³ | PW | | | 100 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Maximum Data Rate ⁴ | | 10 | | | Mbps | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay ⁵ | tphl, tplh | 20 | 30 | 40 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ | PWD | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Change vs. Temperature | | | 5 | | ps/°C | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Propagation Delay Skew ⁶ | t _{PSK} | | | 22 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ⁷ | t pskcd | | | 3 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing- Directional Channels ⁷ | t _{PSKOD} | | | 6 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| For All Models | | | | | | |
| Output Disable Propagation Delay (High/Low to High Impedance) | t _{PHZ} , t _{PLH} | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | t _{PZH} , t _{PZL} | | 6 | 8 | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Output Rise/Fall Time (10% to 90%) | t _R /t _F | | 2.5 | | ns | $C_L = 15 \text{ pF}$, CMOS signal levels |
| Common-Mode Transient Immunity at Logic High Output ⁸ | CM _H | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}/V_{DD2}$, $V_{CM} = 1000 V$, transient magnitude = 800 V |
| Common-Mode Transient Immunity at Logic Low Output ⁸ | CM∟ | 25 | 35 | | kV/μs | $\label{eq:Vix} \begin{split} V_{lx} &= 0 \ V, \ V_{CM} = 1000 \ V, \ transient \\ magnitude &= 800 \ V \end{split}$ |
| Refresh Rate | fr | | 1.1 | | Mbps | |
| Input Dynamic Supply Current per Channel ⁹ | IDDI (D) | | 0.10 | | mA/Mbps | |
| Output Dynamic Supply Current per Channel ⁹ | IDDO (D) | | 0.05 | | mA/Mbps | |

¹ All voltages are relative to their respective ground.

² The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is quaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{ix} signal to the 50% level of the rising edge of the V_{ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Table 8.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|------------------|-----|------------------|-----|------|-----------------------------|
| Resistance (Input-to-Output) ¹ | RI-O | | 10 ¹² | | Ω | |
| Capacitance (Input-to-Output) ¹ | CI-O | | 2.2 | | pF | f = 1 MHz |
| Input Capacitance ² | C | | 4.0 | | pF | |
| IC Junction-to-Case Thermal Resistance, Side 1 | θ _{JCI} | | 33 | | °C/W | Thermocouple located at |
| IC Junction-to-Case Thermal Resistance, Side 2 | θιςο | | 28 | | °C/W | center of package underside |

¹ Device is considered a 2-terminal device; Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 are shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM140x are approved by the organizations listed in Table 9. Refer to Table 14 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 9.

| UL | CSA | VDE | TÜV |
|---|--|--|--|
| Recognized under 1577 Component Recognition Program ¹ | Approved under CSA Component Acceptance Notice #5A | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ² | Approved according to IEC 61010-1:2001 (2 nd Edition), EN 61010-1:2001 (2 nd Edition) UL 61010-1:2004 CSA C22.2.61010.1:2005 |
| Double/reinforced insulation, 2500 V rms isolation voltage | Basic insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage | Reinforced insulation, 560 V peak | Reinforced insulation, 400 V rms maximum working voltage |
| File E214100 | File 205078 | File 2471900-4880-0001 | Certificate U8V 05 06 56232 002 |

¹ In accordance with UL 1577, each ADuM140x is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 μA). ² In accordance with DIN V VDE V 0884-10, each ADuM140x is proof tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 10.

| Parameter | Symbol | Value | Unit | Conditions |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage | | 2500 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 7.7 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 8.1 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | Illa | | Material Group (DIN VDE 0110, 1/89, Table 1) |

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 11.

| Description | Conditions | Symbol | Characteristic | Unit |
|---|---|-----------------|------------------|--------|
| Installation Classification per DIN VDE 0110 | | | | |
| For Rated Mains Voltage ≤ 150 V rms | | | l to IV | |
| For Rated Mains Voltage ≤ 300 V rms | | | l to III | |
| For Rated Mains Voltage ≤ 400 V rms | | | l to ll | |
| Climatic Classification | | | 40/105/21 | |
| Pollution Degree per DIN VDE 0110, Table 1 | | | 2 | |
| Maximum Working Insulation Voltage | | VIORM | 560 | V peak |
| Input-to-Output Test Voltage, Method B1 | $V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | Vpr | 1050 | V peak |
| Input-to-Output Test Voltage, Method A | $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | VPR | | |
| After Environmental Tests Subgroup 1 | | | 896 | V peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text{IORM}} \times 1.2 = V_{\text{PR}}, t_{\text{m}} = 60$ sec, partial discharge $< 5 \text{ pC}$ | | 672 | V peak |
| Highest Allowable Overvoltage | Transient overvoltage, $t_{TR} = 10$ seconds | VTR | 4000 | V peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 4) | | | |
| Case Temperature | (), | Ts | 150 | °C |
| Side 1 Current | | I _{S1} | 265 | mA |
| Side 2 Current | | ls2 | 335 | mA |
| Insulation Resistance at Ts | $V_{10} = 500 V$ | Rs | >10 ⁹ | Ω |




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

| Table 12. | |
|--|-----------------|
| Parameter | Rating |
| Operating Temperature (T _A) ¹ | -40°C to +105°C |
| Operating Temperature (T _A) ² | -40°C to +125°C |
| Supply Voltages (V _{DD1} , V _{DD2}) ^{1, 3} | 2.7 V to 5.5 V |
| Supply Voltages (V _{DD1} , V _{DD2}) ^{2, 3} | 3.0 V to 5.5 V |
| Input Signal Rise and Fall Times | 1.0 ms |

¹ Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

² Åpplies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

³ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 13.

| Parameter | Rating |
|---|------------------------------------|
| Storage Temperature (T _{ST}) | –65°C to +150°C |
| Ambient Operating Temperature (T _A) ¹ | –40°C to +105°C |
| Ambient Operating Temperature $(T_A)^2$ | –40°C to +125°C |
| Supply Voltages (V _{DD1} , V _{DD2}) ³ | –0.5 V to +7.0 V |
| Input Voltage (V_{IA} , V_{IB} , V_{IC} , V_{ID} , V_{E1} , V_{E2}) ^{3, 4} | -0.5 V to V _{DDI} + 0.5 V |
| Output Voltage (V _{OA} , V _{OB} , V _{OC} , V _{OD}) ^{3, 4} | -0.5 V to V _{DDO} + 0.5 V |
| Average Output Current per Pin⁵ | |
| Side 1 (I ₀₁) | -18 mA to +18 mA |
| Side 2 (I ₀₂) | -22 mA to +22 mA |
| Common-Mode Transients ⁶ | –100 kV/µs to +100 kV/µs |

¹ Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

² Applies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

³ All voltages are relative to their respective ground.

⁴ V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

⁵ See Figure 4 for maximum rated current values for various temperatures.

⁶ This refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

Table 14. Maximum Continuous Working Voltage¹

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

| Tuble Thi maninum Continuous () onling (onlige | | | | | | |
|---|------|--------|--|--|--|--|
| Parameter | Max | Unit | Constraint | | | |
| AC Voltage, Bipolar Waveform | 565 | V peak | 50-year minimum lifetime | | | |
| AC Voltage, Unipolar Waveform | | | | | | |
| Basic Insulation | 1131 | V peak | Maximum approved working voltage per IEC 60950-1 | | | |
| Reinforced Insulation | 560 | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 | | | |
| DC Voltage | | | | | | |
| Basic Insulation | 1131 | V peak | Maximum approved working voltage per IEC 60950-1 | | | |
| Reinforced Insulation | 560 | V peak | Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10 | | | |

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.


Table 15. Truth Table (Positive Logic)

| V _{lx} Input ¹ | V _{Ex} Input ^{1, 2} | V _{DDI} State ¹ | V _{DDO} State ¹ | | Notes |
|------------------------------------|---------------------------------------|-------------------------------------|-------------------------------------|---------------|---|
| Н | H or NC | Powered | Powered | Н | |
| L | H or NC | Powered | Powered | L | |
| Х | L | Powered | Powered | Z | |
| Х | H or NC | Unpowered | Powered | н | Outputs return to the input state within 1 μ s of V _{DDI} power restoration. |
| Х | L | Unpowered | Powered | Z | |
| Х | х | Powered | Unpowered | Indeterminate | Outputs return to the input state within 1 μ s of V _{DDO} power restoration if the V _{Ex} state is H or NC. Outputs return to a high impedance state within 8 ns of V _{DDO} power restoration if the V _{Ex} state is L. |

¹ V_{lx} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D). V_{Ex} refers to the output enable signal on the same side as the V_{Ox} outputs. V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.

² In noisy environments, connecting V_{Ex} to an external logic high or low is recommended.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND2 IS RECOMMENDED.

Figure 5. ADuM1400 Pin Configuration

Table 16. ADuM1400 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|------------------|--|
| 1 | V _{DD1} | Supply Voltage for Isolator Side 1. |
| 2 | GND1 | Ground 1. Ground reference for Isolator Side 1. |
| 3 | VIA | Logic Input A. |
| 4 | VIB | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | VID | Logic Input D. |
| 7 | NC | No Connect. |
| 8 | GND1 | Ground 1. Ground reference for Isolator Side 1. |
| 9 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. |
| 10 | V _{E2} | Output Enable 2. Active high logic input. V _{OA} , V _{OB} , V _{OC} , and V _{OD} outputs are enabled when V _{E2} is high or disconnected. V _{OA} , V _{OB} , V _{OC} , and V _{OD} outputs are disabled when V _{E2} is low. In noisy environments, connecting V _{E2} to an external logic high or low is recommended. |
| 11 | Vod | Logic Output D. |
| 12 | Voc | Logic Output C. |
| 13 | Vob | Logic Output B. |
| 14 | Voa | Logic Output A. |
| 15 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. |
| 16 | V _{DD2} | Supply Voltage for Isolator Side 2. |




Figure 6. ADuM1401 Pin Configuration

Table 17. ADuM1401 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|------------------|---|
| 1 | V _{DD1} | Supply Voltage for Isolator Side 1. |
| 2 | GND1 | Ground 1. Ground reference for Isolator Side 1. |
| 3 | VIA | Logic Input A. |
| 4 | V _{IB} | Logic Input B. |
| 5 | V _{IC} | Logic Input C. |
| 6 | Vod | Logic Output D. |
| 7 | V _{E1} | Output Enable 1. Active high logic input. V_{OD} output is enabled when V_{E1} is high or disconnected. V_{OD} is disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended. |
| 8 | GND1 | Ground 1. Ground reference for Isolator Side 1. |
| 9 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. |
| 10 | V _{E2} | Output Enable 2. Active high logic input. V_{OA} , V_{OB} , and V_{OC} outputs are enabled when V_{E2} is high or disconnected. V_{OA} , V_{OB} , and V_{OC} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended. |
| 11 | VID | Logic Input D. |
| 12 | Voc | Logic Output C. |
| 13 | Vob | Logic Output B. |
| 14 | VOA | Logic Output A. |
| 15 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. |
| 16 | V _{DD2} | Supply Voltage for Isolator Side 2. |






Figure 7. ADuM1402 Pin Configuration

Table 18. ADuM1402 Pin Function Descriptions

| Pin No. | Mnemonic | Description | | | | | |
|---------|------------------|---|--|--|--|--|--|
| 1 | V _{DD1} | Supply Voltage for Isolator Side 1. | | | | | |
| 2 | GND1 | Ground 1. Ground reference for Isolator Side 1. | | | | | |
| 3 | VIA | Logic Input A. | | | | | |
| 4 | VIB | Logic Input B. | | | | | |
| 5 | Voc | Logic Output C. | | | | | |
| 6 | Vod | Logic Output D. | | | | | |
| 7 | V _{E1} | Output Enable 1. Active high logic input. V_{OC} and V_{OD} outputs are enabled when V_{E1} is high or disconnected. V_{OC} and V_{OD} outputs are disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended. | | | | | |
| 8 | GND ₁ | Ground 1. Ground reference for Isolator Side 1. | | | | | |
| 9 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. | | | | | |
| 10 | V _{E2} | Output Enable 2. Active high logic input. V_{OA} and V_{OB} outputs are enabled when V_{E2} is high or disconnected. V_{OA} and V_{OB} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended. | | | | | |
| 11 | VID | Logic Input D. | | | | | |
| 12 | V _{IC} | Logic Input C. | | | | | |
| 13 | Vob | Logic Output B. | | | | | |
| 14 | V _{OA} | Logic Output A. | | | | | |
| 15 | GND ₂ | Ground 2. Ground reference for Isolator Side 2. | | | | | |
| 16 | V _{DD2} | Supply Voltage for Isolator Side 2. | | | | | |

TYPICAL PERFORMANCE CHARACTERISTICS








Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1400 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM1400 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM1401 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM1401 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM1402 V_{DD1} or V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 16. Propagation Delay vs. Temperature, C Grade

APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM140x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V_{DD1} and between Pin 15 and Pin 16 for V_{DD2} . The capacitor value should be between 0.01 μ F and 0.1 μ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered, unless the ground pair on each package side is connected close to the package.





Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM140x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM140x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5 μ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 15) by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM140x is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM140x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt) \Sigma \prod r_n^2; n = 1, 2, \dots, N$


where:

 β is magnetic flux density (gauss).

N is the number of turns in the receiving coil.


 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM140x and an imposed requirement that the induced voltage be 50% at most of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and has the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM140x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM140x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM140x to affect the operation of the component.



Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM140x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
 $f > 0.5 f_r$

For each output channel, the supply current is given by

| $I_{DDO} = I_{DDO(Q)}$ | $f \le 0.5 f_r$ |
|------------------------|-----------------|
| | |

| $I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$ | |
|--|--|
| $f > 0.5 f_r$ | |

where:

*I*_{DDI (D)}, *I*_{DDO (D)} are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total V_{DD1} and V_{DD2} supply current, the supply currents for each input and output channel corresponding to V_{DD1} and V_{DD2} are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide total V_{DD1} and V_{DD2} supply current as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM140x.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 14 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than a 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM140x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms, respectively.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.


ADuM1400/ADuM1401/ADuM1402

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 14.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



OUTLINE DIMENSIONS



ORDERING GUIDE

| Model ^{1, 2, 3, 4} | Number of Inputs, V _{DD1} Side | Number of Inputs, V _{DD2} Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum Pulse Width Distortion (ns) | Temperature Range | Package Description | Package Option |
|-----------------------------|---|---|--------------------------------|---|---|----------------------|-------------------------|-------------------|
| ADuM1400ARW | 4 | 0 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400BRW | 4 | 0 | 10 | 50 | 3 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400CRW | 4 | 0 | 90 | 32 | 2 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400ARWZ | 4 | 0 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400BRWZ | 4 | 0 | 10 | 50 | 3 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400CRWZ | 4 | 0 | 90 | 32 | 2 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400WSRWZ | 4 | 0 | 1 | 100 | 40 | -40°C to +125°C | 16-Lead SOIC_W | RW-16 |
| ADuM1400WTRWZ | 4 | 0 | 10 | 32 | 3 | -40°C to +125°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401ARW | 3 | 1 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401BRW | 3 | 1 | 10 | 50 | 3 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401CRW | 3 | 1 | 90 | 32 | 2 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401ARWZ | 3 | 1 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401BRWZ | 3 | 1 | 10 | 50 | 3 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401CRWZ | 3 | 1 | 90 | 32 | 2 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401WSRWZ | 3 | 1 | 1 | 100 | 40 | -40°C to +125°C | 16-Lead SOIC_W | RW-16 |
| ADuM1401WTRWZ | 3 | 1 | 10 | 32 | 3 | -40°C to +125°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402ARW | 2 | 2 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402BRW | 2 | 2 | 10 | 50 | 3 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402CRW | 2 | 2 | 90 | 32 | 2 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402ARWZ | 2 | 2 | 1 | 100 | 40 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402BRWZ | 2 | 2 | 10 | 50 | 3 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402CRWZ | 2 | 2 | 90 | 32 | 2 | -40°C to +105°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402WSRWZ | 2 | 2 | 1 | 100 | 40 | -40°C to +125°C | 16-Lead SOIC_W | RW-16 |
| ADuM1402WTRWZ | 2 | 2 | 10 | 32 | 3 | -40°C to +125°C | 16-Lead SOIC_W | RW-16 |
| EVAL-ADuMQSEBZ | | | | | | | Evaluation Board | |

 1 Z = RoHS Compliant Part.

 2 W = Qualified for Automotive Applications.

³ Tape and reel are available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

⁴ No tape and reel option is available for the ADuM1402BRW model.

AUTOMOTIVE PRODUCTS

The ADuM1400W/ADuM1401W/ADuM1402W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

NOTES

www.analog.com



Rev. H | Page 32 of 32