

# MCP1406/07

## 6A High-Speed Power MOSFET Drivers

#### Features

- High Peak Output Current: 6.0A (typ.)
- Low Shoot-Through/Cross-Conduction Current in Output Stage
- Wide Input Supply Voltage Operating Range:
- 4.5V to 18V
- High Capacitive Load Drive Capability:
  - 2500 pF in 20 ns
  - 6800 pF in 40 ns
- Short Delay Times: 40 ns (typ.)
- Matched Rise/Fall Times
- Low Supply Current:
- With Logic '1' Input 130 µA (typ.)
- With Logic '0' Input 35 µA (typ.)
- Latch-Up Protected: Will Withstand 1.5A Reverse Current
- Logic Input Will Withstand Negative Swing Up To 5V
- Pin compatible with the TC4420/TC4429 devices
- Space-saving 8-Pin SOIC, PDIP and 8-Pin 6x5 DFN Packages

#### Applications

- Switch Mode Power Supplies
- Pulse Transformer Drive
- Line Drivers
- Motor and Solenoid Drive

#### **General Description**

The MCP1406/07 devices are a family of buffers/MOSFET drivers that feature a single-output with 6A peak drive current capability, low shoot-through current, matched rise/fall times and propagation delay times. These devices are pin-compatible and are improved versions of the TC4420/TC4429 MOSFET drivers.

The MCP1406/07 MOSFET drivers can easily charge and discharge 2500 pF gate capacitance in under 20 ns, provide low enough impedances in both the on and off states to ensure the MOSFETs intended state will not be affected, even by large transients. The input to the MCP1406/07 may be driven directly from either TTL or CMOS (3V to 18V).

These devices are highly latch-up resistant under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the ground pin. All terminals are fully protect against Electrostatic Discharge (ESD) up to 4 kV.

The MCP1406/07 single-output 6A MOSFET driver family is offered in both surface-mount and pinthrough-hole packages with a -40°C to +125°C temperature rating, making it useful in any wide temperature range application.

#### Package Types



# MCP1406/07

#### Functional Block Diagram<sup>(1)</sup>



#### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

Supply Voltage	+20V
Input Voltage	(V <sub>DD</sub> + 0.3V) to (GND – 5V)
Input Current (VIN>VDD)	

# **† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **DC CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $T_A$ = +25°C, with 4.5V $\leq V_{DD} \leq$ 18V.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Input									
Logic '1', High Input Voltage	V <sub>IH</sub>	2.4	1.8	—	V				
Logic '0', Low Input Voltage	V <sub>IL</sub>	—	1.3	0.8	V				
Input Current	I <sub>IN</sub>	-10		10	μA	$0V \leq V_{IN} \leq V_{DD}$			
Input Voltage	V <sub>IN</sub>	-5		V <sub>DD</sub> +0.3	V				
Output									
High Output Voltage	V <sub>OH</sub>	$V_{DD} - 0.025$		—	V	DC Test			
Low Output Voltage	V <sub>OL</sub>	—		0.025	V	DC Test			
Output Resistance, High	R <sub>OH</sub>		2.1	2.8	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V			
Output Resistance, Low	R <sub>OL</sub>	—	1.5	2.5	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V			
Peak Output Current	I <sub>PK</sub>	—	6	—	А	V <sub>DD</sub> = 18V (Note 2)			
Continuous Output Current	I <sub>DC</sub>	1.3			Α	Note 2, Note 3			
Latch-Up Protection With- stand Reverse Current	I <sub>REV</sub>	—	1.5	_	A	Duty cycle $\leq$ 2%, t $\leq$ 300 µsec.			
Switching Time (Note 1)									
Rise Time	t <sub>R</sub>	—	20	30	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF			
Fall Time	t <sub>F</sub>	—	20	30	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF			
Delay Time	t <sub>D1</sub>	—	40	55	ns	Figure 4-1, Figure 4-2			
Delay Time	t <sub>D2</sub>	—	40	55	ns	Figure 4-1, Figure 4-2			
Power Supply						-			
Supply Voltage	$V_{DD}$	4.5	_	18.0	V				
Power Supply Current	۱ <sub>S</sub>		130	250	μA	V <sub>IN</sub> = 3V			
	۱ <sub>S</sub>		35	100	μA	V <sub>IN</sub> = 0V			

Note 1: Switching times ensured by design.

2: Tested during characterization, not production tested.

3: Valid for AT and MF packages only.  $T_A = +25^{\circ}C$ 

#### DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)

<b>Electrical Specifications:</b> Unless otherwise indicated, operating temperature range with $4.5V \le V_{DD} \le 18V$ .										
Parameters	Sym	Min	Тур	Max	Units	Conditions				
Input										
Logic '1', High Input Voltage	$V_{H}$	2.4	—	—	V					
Logic '0', Low Input Voltage	$V_{ L}$	—		0.8	V					
Input Current	I <sub>IN</sub>	-10		+10	μA	$0V \leq V_{IN} \leq V_{DD}$				
Input Voltage	V <sub>IN</sub>	-5	_	V <sub>DD</sub> +0.3	V					
Output										
High Output Voltage	V <sub>OH</sub>	$V_{DD} - 0.025$	_	—	V	DC TEST				
Low Output Voltage	$V_{OL}$	—	_	0.025	V	DC TEST				
Output Resistance, High	R <sub>OH</sub>		3.0	5.0	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V				
Output Resistance, Low	$R_{OL}$	—	2.3	5.0	Ω	I <sub>OUT</sub> = 10 mA, V <sub>DD</sub> = 18V				
Switching Time (Note 1)										
Rise Time	t <sub>R</sub>	—	25	40	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF				
Fall Time	t <sub>F</sub>	—	25	40	ns	<b>Figure 4-1, Figure 4-2</b> C <sub>L</sub> = 2500 pF				
Delay Time	t <sub>D1</sub>	—	50	65	ns	Figure 4-1, Figure 4-2				
Delay Time	t <sub>D2</sub>	—	50	65	ns	Figure 4-1, Figure 4-2				
Power Supply										
Supply Voltage	$V_{DD}$	4.5		18.0	V					
Power Supply Current	$I_S$	—	200	500	μA	V <sub>IN</sub> = 3V				
		—	50	150		V <sub>IN</sub> = 0V				

Note 1: Switching times ensured by design.

#### **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise noted, all parameters apply with $4.5V \le V_{DD} \le 18V$ .								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	Τ <sub>Α</sub>	-40	—	+125	°C			
Maximum Junction Temperature	Τ <sub>J</sub>	—	—	+150	°C			
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C			
Package Thermal Resistances								
Thermal Resistance, 8L-6x5 DFN	$\theta_{JA}$	—	33.2	—	°C/W	Typical four-layer board with vias to ground plane		
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	125	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	—	155	—	°C/W			
Thermal Resistance, 5L-TO-220	$\theta_{JA}$		71	—	°C/W			

#### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



FIGURE 2-1: Rise Time vs. Supply Voltage.



FIGURE 2-2: Rise Time vs. Capacitive Load.



FIGURE 2-3: Temperature.



FIGURE 2-4: Fall Time vs. Supply Voltage.



FIGURE 2-5: Fall Time vs. Capacitive Load.



FIGURE 2-6: Propagation Delay vs. Supply Voltage.

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V <= V<sub>DD</sub> <= 18V.

#### **Typical Performance Curves (Continued)**

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$  with 4.5V <=  $V_{DD}$  <= 18V.



**FIGURE 2-7:** Propagation Delay Time vs. Input Amplitude.



*FIGURE 2-8:* Propagation Delay Time vs. Temperature.



FIGURE 2-9: Supply Voltage.





*FIGURE 2-10:* Quiescent Current vs. *Temperature.* 



FIGURE 2-11: Input Threshold vs. Supply Voltage.



**FIGURE 2-12:** Input Threshold vs. Temperature.

DS22019A-page 6

#### **Typical Performance Curves (Continued)**

Note: Unless otherwise indicated,  $T_A = +25^{\circ}C$  with 4.5V <=  $V_{DD}$  <= 18V.







FIGURE 2-14: Supply Current vs. Capacitive Load.



**FIGURE 2-15:** Supply Current vs. Capacitive Load.



**FIGURE 2-16:** Frequency.





**FIGURE 2-17:** Supply Current vs. Frequency.



Frequency.

Supply Current vs.

#### **Typical Performance Curves (Continued)**

Note: Unless otherwise indicated,  $T_A$  = +25°C with 4.5V <= V<sub>DD</sub> <= 18V.



FIGURE 2-19:Output Resistance (OutputHigh) vs. Supply Voltage.



FIGURE 2-20: Output Resistance (Output Low) vs. Supply Voltage.



FIGURE 2-21: Crossover Energy vs. Supply Voltage.

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

-	_	-		
8-Pin PDIP, SOIC	8-Pin DFN	5-Pin TO-220	Symbol	Description
1	1	—	V <sub>DD</sub>	Supply Input
2	2	1	INPUT	Control Input
3	3		NC	No Connection
4	4	2	GND	Ground
5	5	4	GND	Ground
6	6	5	OUTPUT	CMOS Push-Pull Output
7	7	—	OUTPUT	CMOS Push-Pull Output
8	8	3	V <sub>DD</sub>	Supply Input
—	PAD	—	NC	Exposed Metal Pad
_	_	TAB	V <sub>DD</sub>	Metal Tab at V <sub>DD</sub> Potential

TABLE 3-1: PIN FUNCTION TABLE <sup>(1)</sup>

**Note 1:** Duplicate pins must be connected for proper operation.

#### 3.1 Supply Input (V<sub>DD</sub>)

 $V_{DD}$  is the bias supply input for the MOSFET driver and has a voltage range of 4.5V to 18V. This input must be decoupled to ground with local capacitors. The bypass capacitors provide a localized lowimpedance path for the peak currents that are to be provided to the load.

#### 3.2 Control Input (INPUT)

The MOSFET driver input is a high-impedance, TTL/CMOS-compatible input. The input also has hysteresis between the high and low input levels, allowing them to be driven from slow rising and falling signals, and to provide noise immunity.

#### 3.3 Ground (GND)

Ground is the device return pin. The ground pin should have a low impedance connection to the bias supply source return. High peak currents will flow out the ground pin when the capacitive load is being discharged.

#### 3.4 CMOS Push-Pull Output (OUTPUT)

The output is a CMOS push-pull output that is capable of sourcing peak currents of 6A ( $V_{DD}$  = 18V). The low output impedance ensures the gate of the external MOSFET will stay in the intended state even during large transients. These output also has a reverse current latch-up rating of 1.5A.

#### 3.5 Exposed Metal Pad

The exposed metal pad of the DFN package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a printed circuit board to aid in heat removal from the package.

#### 3.6 TO-220 Metal Tab

The metal tab on the TO-220 package is at  $V_{DD}$  potentail. This metal tab is not intended to be the  $V_{DD}$  connection to MCP1406/07.  $V_{DD}$  should be supplied using the Supply Input pin of the TO-220.

#### 4.0 APPLICATION INFORMATION

#### 4.1 General Information

MOSFET drivers are high-speed, high current devices which are intended to provide high peak currents to charge the gate capacitance of external MOSFETs or IGBTs. In high frequency switching power supplies, the PWM controller may not have the drive capability to directly drive the power MOSFET. A MOSFET driver like the MCP1406/07 family can be used to provide additional drive current capability.

#### 4.2 MOSFET Driver Timing

The ability of a MOSFET driver to transition from a fully off state to a fully on state are characterized by the drivers rise time ( $t_R$ ), fall time ( $t_F$ ), and propagation delays ( $t_{D1}$  and  $t_{D2}$ ). The MCP1406/07 family of devices is able to make this transition very quickly. Figure 4-1 and Figure 4-2 show the test circuits and timing waveforms used to verify the MCP1406/07 timing.



FIGURE 4-1: Inverting Driver Timing Waveform.



FIGURE 4-2: Non-Inverting Driver Timing Waveform.

#### 4.3 Decoupling Capacitors

Careful layout and decoupling capacitors are highly recommended when using MOSFET drivers. Large currents are required to charge and discharge capacitive loads quickly. For example, 2.25A are needed to charge a 2500 pF load with 18V in 20 ns.

To operate the MOSFET driver over a wide frequency range with low supply impedance, a ceramic and low ESR film capacitor are recommended to be placed in parallel between the driver  $V_{DD}$  and GND. A 1.0  $\mu$ F low ESR film capacitor and a 0.1  $\mu$ F ceramic capacitor placed between pins 1, 8 and 4, 5 should be used. These capacitors should be placed close to the driver to minimized circuit board parasitics and provide a local source for the required current.

#### 4.4 PCB Layout Considerations

Proper PCB layout is important in a high current, fast switching circuit to provide proper device operation and robustness of design. PCB trace loop area and inductance should be minimized by the use of a ground plane or ground trace located under the MOSFET gate drive signals, separate analog and power grounds, and local driver decoupling. The MCP1406/07 devices have two pins each for  $V_{DD}$ , OUTPUT, and GND. Both pins must be used for proper operation. This also lowers path inductance which will, along with proper decoupling, help minimize ringing in the circuit.

Placing a ground plane beneath the MCP1406/07 will help as a radiated noise shield as well as providing some heat sinking for power dissipated within the device.

#### 4.5 **Power Dissipation**

The total internal power dissipation in a MOSFET driver is the summation of three separate power dissipation elements.

$$P_T = P_L + P_Q + P_{CC}$$

Where:

P<sub>T</sub> = Total power dissipation

 $P_L$  = Load power dissipation

 $P_Q$  = Quiescent power dissipation

P<sub>CC</sub> = Operating power dissipation

#### 4.5.1 CAPACITIVE LOAD DISSIPATION

The power dissipation caused by a capacitive load is a direct function of frequency, total capacitive load, and supply voltage. The power lost in the MOSFET driver for a complete charging and discharging cycle of a MOSFET is:

$$P_L = f \times C_T \times V_{DD}^{2}$$

Where:

f = Switching frequency

C<sub>T</sub> = Total load capacitance

V<sub>DD</sub> = MOSFET driver supply voltage

#### 4.5.2 QUIESCENT POWER DISSIPATION

The power dissipation associated with the quiescent current draw depends upon the state of the input pin. The MCP1406/07 devices have a quiescent current draw when the input is high of 0.13 mA (typ) and 0.035 mA (typ) when the input is low. The quiescent power dissipation is:

$$P_{Q} = (I_{QH} \times D + I_{QL} \times (1 - D)) \times V_{DD}$$
  
Where:  
I<sub>OH</sub> = Quiescent current in the high state

D = Duty cycle

I<sub>OL</sub> = Quiescent current in the low state

V<sub>DD</sub> = MOSFET driver supply voltage

#### 4.5.3 OPERATING POWER DISSIPATION

The operating power dissipation occurs each time the MOSFET driver output transitions because for a very short period of time both MOSFETs in the output stage are on simultaneously. This cross-conduction current leads to a power dissipation describes as:

$$P_{CC} = CC \times f \times V_{DD}$$

Where:

CC = Cross-conduction constant (A\*sec)

f = Switching frequency

V<sub>DD</sub> = MOSFET driver supply voltage

#### 5.0 PACKAGING INFORMATION

#### 5.1 Package Marking Information (Not to Scale)



Legend	I: XXX	Customer-specific information
_	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))
		can be found on the outer packaging for this package. $\smile$
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will
	be carrie	d over to the next line, thus limiting the number of available
	characters	s for customer-specific information.

#### 5-Lead Plastic Transistor Outline (AT) (TO-220)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	INCHES*		MILLIMETERS		
Dimension Limits		MIN	MAX	MIN	MAX	
Lead Pitch	е	.060	.072	1.52	1.83	
Overall Lead Centers	e1	.263	.273	6.68	6.93	
Space Between Leads	e3	.030	.040	0.76	1.02	
Overall Height	А	.160	.190	4.06	4.83	
Overall Width	E	.385	.415	9.78	10.54	
Overall Length	D	.560	.590	14.22	14.99	
Flag Length	H1	.234	.258	5.94	6.55	
Flag Thickness	F	.045	.055	1.14	1.40	
Through Hole Center	Q	.103	.113	2.62	2.87	
Through Hole Diameter	Р	.146	.156	3.71	3.96	
Lead Length	L	.540	.560	13.72	14.22	
Base to Bottom of Lead	J1	.090	.115	2.29	2.92	
Lead Thickness	C1	.014	.022	0.36	0.56	
Lead Width	β	.025	.040	0.64	1.02	
Mold Draft Angle	α	3°	7°	3°	7°	

\* Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254 mm) per side. JEDEC equivalent: TO-220

Drawing No. C04-036

Revised 08-01-05

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension L	imits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.80	0.85	1.00
Standoff	A1	0.00	0.01	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D		5.00 BSC	
Overall Width	E		6.00 BSC	
Exposed Pad Length	D2	3.90	4.00	4.10
Exposed Pad Width	E2	2.20	2.30	2.40
Contact Width	b	0.35	0.40	0.48
Contact Length §	L	0.50	0.60	0.75
Contact-to-Exposed Pad §	K	0.20	_	_

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. § Significant Characteristic
- 4. Package is saw singulated
- 5. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-122, Sept. 8, 2006

#### 8-Lead Plastic Dual In-line (PA) – 300 mil Body (PDIP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		INCHES*		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Significant C Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-018

#### 8-Lead Plastic Small Outline (SN) – Narrow, 150 mil Body (SOIC)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.050			1.27		
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75	
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55	
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25	
Overall Width	E	.228	.237	.244	5.79	6.02	6.20	
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99	
Overall Length	D	.189	.193	.197	4.80	4.90	5.00	
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51	
Foot Length	L	.019	.025	.030	0.48	0.62	0.76	
Foot Angle	φ	0	4	8	0	4	8	
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25	
Lead Width	В	.013	.017	.020	0.33	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-057

#### APPENDIX A: REVISION HISTORY

#### **Revision A (December 2006)**

• Original Release of this Document.

# MCP1406/07

NOTES:

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X	<u>xx xxx</u>	Examples:				
 Device Temper Rang	rature Package Tape & Reel ge	a)	MCP1406-E/MF:	6A High-Speed MOSFET Driver, Inverting 8LD DFN package.		
Device:	MCP1406: 6A High-Speed MOSFET Driver, Inverting MCP1406T: 6A High-Speed MOSFET Driver, Inverting	b)	MCP1406-E/AT:	6A High-Speed MOSFET Driver, Inverting 5LD TO-220 package.		
	(Tape and Reel) MCP1407: 6A High-Speed MOSFET Driver, Non-Inverting	c)	MCP1406-E/SN:	6A High-Speed MOSFET Driver, Inverting 8LD SOIC package.		
	Non-Inverting (Tape and Reel)	d)	MCP1406-E/P:	6A High-Speed MOSFET Driver, Inverting 8I D PDIP package		
Temperature Range:	$E = -40^{\circ}C \text{ to } +125^{\circ}C$	e)	MCP1406T-E/MF:	Tape and Reel, 6A High-Speed MOSFET		
Package: *	MF = Dual, Flat, No-Lead (6x5 mm Body), 8-lead PA = Plastic DIP, (300 mil body), 8-lead SN = Plastic SOIC (150 mil Body), 8-Lead * All package offerings are Pb Free (Lead Free)	f)	MCP1406T-E/SN:	8LD DFN pkg. Tape and Reel, 6A High-Speed MOSFET Driver, Inverting, 8LD SOIC pkg.		
		a)	MCP1407-E/MF:	6A High-Speed MOSFET Driver, Non-Inverting 8LD DFN package.		
		b)	MCP1407-E/AT:	6A High-Speed MOSFET Driver, Non-Inverting 5LD TO-220 package.		
		c)	MCP1407-E/SN:	6A High-Speed MOSFET Driver, Non-Inverting 8LD SOIC package.		
		d)	MCP1407-E/P:	6A High-Speed MOSFET Driver, Non-Inverting 8LD PDIP package.		
		e)	MCP1407T-E/MF:	Tape and Reel, 6A High-Speed MOSFET Driver, Non-Inverting, 8LD DFN pkg.		
		f)	MCP1407T-E/SN:	Tape and Reel, 6A High-Speed MOSFET Driver, Non-Inverting, 8LD SOIC pkg.		

# MCP1406/07

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.