

# **PCA9540B**

# 2-channel I<sup>2</sup>C-bus multiplexer Rev. 7 — 31 October 2016

**Product data sheet** 

#### **General description** 1.

The PCA9540B is a 1-of-2 bidirectional translating multiplexer, controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register.

A power-on reset function puts the registers in their default state and initializes the I<sup>2</sup>C-bus state machine with no channels selected.

The pass gates of the multiplexer are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage that is passed by the PCA9540B. This allows the use of different bus voltages on each SCx/SDx pair, so that 1.8 V, 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors can pull the bus up to the desired voltage level for this channel. All I/O pins are 5 V tolerant.

#### Features and benefits 2.

- 1-of-2 bidirectional translating multiplexer
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Channel selection via I<sup>2</sup>C-bus
- Power-up with all multiplexer channels deselected
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO8, TSSOP8, XSON8



# 2-channel I<sup>2</sup>C-bus multiplexer

# 3. Ordering information

Table 1. Ordering information

Type number	Topside	Package							
	marking	Name	Description	Version					
PCA9540BD	PA9540B	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1					
PCA9540BDP	9540B	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1					
PCA9540BDP/Q900	9540B	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1					
PCA9540BGD	40B	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body $3\times2\times0.5$ mm	SOT996-2					

<sup>[1]</sup> PCA9538PW/Q900 is AEC-Q100 compliant. Contact i2c.support@nxp.com for PPAP


# 3.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9540BD	PCA9540BD,112	SO8	Standard marking * IC's tube - DSC bulk pack	2000	$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
	PCA9540BD,118	SO8	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
PCA9540BDP	PCA9540BDP,118	TSSOP8	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
	PCA9540BDP/DG,118	TSSOP8	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
PCA9540BDP/Q900	PCA9540BDP/Q900,118	TSSOP8	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 ^{\circ}\text{C}$ to +105 $^{\circ}\text{C}$
PCA9540BGD	PCA9540BGD,125	XSON8	Reel 7" Q3/T4 *Standard mark	3000	$T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$

2-channel I<sup>2</sup>C-bus multiplexer


# 4. Block diagram



2-channel I<sup>2</sup>C-bus multiplexer

# 5. Pinning information

# 5.1 Pinning



# 5.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
SCL	1	serial clock line
SDA	2	serial data line
$V_{DD}$	3	supply voltage
SD0	4	serial data 0
SC0	5	serial clock 0
V <sub>SS</sub>	6	supply ground
SD1	7	serial data 1
SC1	8	serial clock 1


2-channel I<sup>2</sup>C-bus multiplexer

# 6. Functional description

Refer to Figure 1 "Block diagram of PCA9540B".

# 6.1 Device addressing


Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9540B is shown in Figure 5.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PCA9540B which is stored in the Control register. If multiple bytes are received by the PCA9540B, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



#### 6.2.1 Control register definition

A SCx/SDx downstream pair, or channel, is selected by the contents of the Control register. This register is written after the PCA9540B has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, it will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines are in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

2-channel I<sup>2</sup>C-bus multiplexer

T. 0	31111 01 10	giotoi: •	******	onamo	oolootic	ii, itouu	onamor otatao		
D6	D5	D4	D3	B2	B1	В0	Command		
Х	Х	Х	Х	0	Х	Х	no channel selected		
Х	Х	Х	Х	1	0	0	channel 0 enabled		
Х	Χ	Χ	Х	1	0	1	channel 1 enabled		
Χ	Х	Х	Х	1	1	Х	no channel selected		
0	0	0	0	0	0	0	no channel selected; power-up default state		
	X X X X X	D6         D5           X         X           X         X           X         X           X         X           X         X	D6         D5         D4           X         X         X           X         X         X           X         X         X           X         X         X           X         X         X	D6         D5         D4         D3           X         X         X         X           X         X         X         X           X         X         X         X           X         X         X         X           X         X         X         X	D6         D5         D4         D3         B2           X         X         X         X         0           X         X         X         X         1           X         X         X         X         1           X         X         X         X         1	D6         D5         D4         D3         B2         B1           X         X         X         X         0         X           X         X         X         X         1         0           X         X         X         X         1         0           X         X         X         X         1         1	X X X X 0 X X X X X X 1 0 0 X X X X X 1 0 1 X X X X X 1 1 X		


Table 4. Control register: Write — channel selection; Read — channel status

#### 6.3 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9540B in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9540B registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V for at least 5  $\mu$ s in order to reset the device.

### 6.4 Voltage translation

The pass gate transistors of the PCA9540B are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$ -bus to another.



<u>Figure 7</u> shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in <u>Section 11 "Static characteristics"</u> of this data sheet). In order for the PCA9540B to act as a voltage translator, the  $V_{O(SW)}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{O(SW)}$  should be equal to or below 2.7 V to clamp the downstream bus voltages effectively. Looking at

2-channel I<sup>2</sup>C-bus multiplexer

<u>Figure 7</u>, we see that  $V_{o(sw)(max)}$  is at 2.7 V when the PCA9540B supply voltage is 3.5 V or lower so the PCA9540B supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14).


More Information can be found in application note AN262, "PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches".

# 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 8).



#### 7.2 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).



2-channel I<sup>2</sup>C-bus multiplexer

# 7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).




### 7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.


A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




### 2-channel I<sup>2</sup>C-bus multiplexer

#### 7.5 Bus transactions





# 8. Application design-in information



# 2-channel I<sup>2</sup>C-bus multiplexer

# 9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to ground ( $V_{\rm SS}=0~V$ ).

Symbol	Parameter	Conditions	N	lin	Max	Unit
$V_{DD}$	supply voltage		-	0.5	+7.0	V
VI	input voltage		-	0.5	+7.0	V
I	input current		-		±20	mA
Io	output current		-		±25	mA
I <sub>DD</sub>	supply current		-		±100	mA
I <sub>SS</sub>	ground supply current		-		±100	mA
P <sub>tot</sub>	total power dissipation		-		400	mW
T <sub>stg</sub>	storage temperature		-	60	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-	40	+85	°C
T <sub>j(max)</sub>	maximum junction temperature		[1] -		125	°C

<sup>[1]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

# 10. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit	
uii(j u)		SO8 package	158	°C/W	
	to ambient	TSSOP8 package	120	°C/W	

**PCA9540B NXP Semiconductors** 

2-channel I<sup>2</sup>C-bus multiplexer

# 11. Static characteristics

#### Table 7. Static characteristics at $V_{DD} = 2.3 \text{ V}$ to 3.6 V

 $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified. See <u>Table 8</u> for  $V_{DD} = 3.6$  V to 5.5 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
$V_{DD}$	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD} = 3.6 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	-	20	50	μА
I <sub>stb</sub>	standby current	standby mode; $V_{DD}$ = 3.6 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 0 kHz	-	0.1	1	μΑ
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	1] _	1.6	2.1	V
Input SC	L; input/output SDA		'		•	
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	6	V
OL	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
			2.5 <sup>[2]</sup>	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
			5.5 <sup>[2]</sup>	-	-	mA
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	7	8	pF
Pass gate	e		<u> </u>			
R <sub>on</sub>	ON-state resistance	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}; V_{O} = 0.4 \text{ V};$ $I_{O} = 15 \text{ mA}$	5	11	31	Ω
		$V_{DD}$ = 2.3 V to 2.7 V; $V_{O}$ = 0.4 V; $I_{O}$ = 10 mA	7	16	55	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.9	-	V
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$\begin{aligned} V_{i(sw)} &= V_{DD} = 2.3 \text{ V to } 2.7 \text{ V;} \\ I_{o(sw)} &= -100  \mu\text{A} \end{aligned}$	1.1	-	2.0	V
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS}$	-	2.5	5	pF

<sup>[1]</sup>  $\,$  V\_DD must be lowered to 0.2 V for at least 5  $\mu s$  in order to reset part.

<sup>[2]</sup> For PCA9540BDP/Q900 at -40 °C to +105 °C

**PCA9540B NXP Semiconductors** 

# 2-channel I<sup>2</sup>C-bus multiplexer

**Table 8.** Static characteristics at  $V_{DD} = 3.6 \text{ V}$  to 5.5 V  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. See <u>Table 7</u> for  $V_{DD} = 2.3 \text{ V}$  to 3.6 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
$V_{DD}$	supply voltage		3.6	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 5.5 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	-	65	100	μА
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$	-	0.3	1	μΑ
$V_{POR}$	power-on reset voltage	no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	[1] -	1.6	2.1	V
Input SC	L; input/output SDA		1		'	
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mΑ
			2.5[2]	-	-	mΑ
		V <sub>OL</sub> = 0.6 V	6	-	-	mΑ
			5.5 <mark>[2]</mark>	-	-	mΑ
I <sub>IL</sub>	LOW-level input current	$V_I = V_{SS}$	-1	-	+1	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	6	8	pF
Pass gate	е				'	
R <sub>on</sub>	ON-state resistance	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V; } V_{O} = 0.4 \text{ V;}$ $I_{O} = 15 \text{ mA}$	4	9	24	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	3.6	-	V
		$V_{i(sw)} = V_{DD} = 4.5 \text{ V to } 5.5 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	2.6	-	4.5	V
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS}$	-	2.5	5	pF

<sup>[1]</sup>  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu s$  in order to reset part.

<sup>[2]</sup> For PCA9540BDP/Q900 at -40 °C to +105 °C

2-channel I<sup>2</sup>C-bus multiplexer

# 12. Dynamic characteristics

Table 9. Dynamic characteristics

Symbol	Parameter	Conditions		d-mode bus	Fast-mode I <sup>2</sup>	C-bus	Unit
			Min Max		Min	Max	
t <sub>PD</sub>	propagation delay	from SDA to SDx, or SCL to SCx	-	0.3[1]	-	0.3[1]	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition	[2]	4.0	-	0.6	-	μS
$t_{LOW}$	LOW period of the SCL clock		4.7	-	1.3	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	μS
t <sub>HD;DAT</sub>	data hold time		0[3]	3.45	0[3]	0.9	μS
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [4]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> [4]	300	ns
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW [5]	-	1	-	1	μS
		LOW-to-HIGH [5]	-	0.6	-	0.6	μS
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	μS

<sup>[1]</sup> Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.


<sup>[2]</sup> After this period, the first clock pulse is generated.

<sup>[3]</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

<sup>[4]</sup>  $C_b = \text{total capacitance of one bus line in pF.}$ 

<sup>[5]</sup> Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.


# 2-channel I<sup>2</sup>C-bus multiplexer



# 13. Package outline

#### SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



mm

inches

1.75

0.069

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.36

0.019

0.014

0.19

0.0100

0.0075

5.0

4.8

0.20

0.19

4.0

3.8

0.16

2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.25

0.01

1.25

0.057

0.049

0.10

0.010

0.004

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT96-1	076E03	MS-012				<del>99-12-27</del> 03-02-18

1.27

0.05

6.2

5.8

0.244

0.228

1.05

0.041

1.0

0.4

0.039

0.016

0.7

0.6

0.028

0.024

0.25

0.01

0.25

0.01

0.004

Fig 16. Package outline SOT96-1 (SO8)

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.


0.7

0.3

0.028

# TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT505-1						<del>99-04-09</del> 03-02-18	
							-

Fig 17. Package outline SOT505-1 (TSSOP8)

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

# 2-channel I<sup>2</sup>C-bus multiplexer




Fig 18. Package outline SOT996-2 (XSON8)

2-channel I<sup>2</sup>C-bus multiplexer

# 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 2-channel I<sup>2</sup>C-bus multiplexer

# 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 19</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11

Table 10. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C	)
	Volume (mm³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220


Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temp	erature (°C)	
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 19.


# 2-channel I<sup>2</sup>C-bus multiplexer




For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".


2-channel I<sup>2</sup>C-bus multiplexer

# 15. Soldering: PCB footprints






# 2-channel I<sup>2</sup>C-bus multiplexer



# 2-channel I<sup>2</sup>C-bus multiplexer



2-channel I<sup>2</sup>C-bus multiplexer

# 16. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged-Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
LSB	Least Significant Bit
POR	Power-On Reset
SMBus	System Management Bus

# 17. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9540B v.7	20161031	Product data sheet	-	PCA9540B v.6
Modifications:  PCA9540B v.6	PCA9540BDP/  Table 8 "Static PCA9540BDP/	characteristics at $V_{DD} = 2.3 \text{ V to}$ Q900 characteristics at $V_{DD} = 3.6 \text{ V to}$		
Modifications:	change to devi  Table 1 "Orderi "UTLP based"  Table 2 "Orderi packing metho Section 6.3 "Po from "Thereafte to "Thereafter, (correction to d Table 7 "Static Table note [1] o no change to d	ON8U" to "XSON8" throughout doce)  ng information": corrected packa (correction to documentation onling options": 'Packing method' dod)  ower-on reset", first paragraph, ther, V <sub>DD</sub> must be lowered below 0.2 locumentation only; no change to characteristics at V <sub>DD</sub> = 2.3 V to corrected by inserting phrase "for	age description for XS y; no change to device escriptions are update nird sentence corrected. 2 V to reset the device V for at least 5 μs in co device) 3.6 V": r at least 5 μs" (corrected to the device)	ON8 by deleting phrase e) ed (text only, no change to ed: ce."
	no change to d	,	r at least 5 μs" (correc	• '
PCA9540B v.5	20130212	Product data sheet	-	PCA9540B v.4
PCA9540B v.4	20090903	Product data sheet	-	PCA9540B v.3
PCA9540B v.3	20090528	Product data sheet	-	PCA9540B v.2
PCA9540B v.2 (9397 750 13731)	20040929	Product data sheet	-	PCA9540B v.1

# 2-channel I<sup>2</sup>C-bus multiplexer

# Table 13. Revision history ...continued

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9540B v.1 (9397 750 12918)	20040413	Product data	-	-

### 2-channel I2C-bus multiplexer

# 18. Legal information

#### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PCA9540B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

# 2-channel I<sup>2</sup>C-bus multiplexer

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

# 2-channel I<sup>2</sup>C-bus multiplexer

# 20. Contents

1	General description
2	Features and benefits
3	Ordering information
3.1	Ordering options
4	Block diagram 3
5	Pinning information 4
5.1	Pinning
5.2	Pin description
6	Functional description 5
6.1	Device addressing 5
6.2	Control register
6.2.1	Control register definition
6.3	Power-on reset
6.4	Voltage translation 6
7	Characteristics of the I <sup>2</sup> C-bus
7.1	Bit transfer
7.2	START and STOP conditions
7.3 7.4	System configuration
7. <del>4</del> 7.5	Acknowledge
<b>8</b>	Application design-in information
9	Limiting values
10	Thermal characteristics
10	
44	
11	Static characteristics
12	Static characteristics
12 13	Static characteristics
12 13 14	Static characteristics
12 13 14 14.1	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18
12 13 14 14.1 14.2	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18
12 13 14 14.1 14.2 14.3	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18Wave soldering18
12 13 14 14.1 14.2 14.3 14.4	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18Wave soldering18Reflow soldering18
12 13 14 14.1 14.2 14.3 14.4	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18Wave soldering18Reflow soldering19Soldering: PCB footprints21
12 13 14 14.1 14.2 14.3 14.4 15	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18Wave soldering18Reflow soldering19Soldering: PCB footprints21Abbreviations24
12 13 14 14.1 14.2 14.3 14.4 15 16	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18Wave soldering18Reflow soldering18Soldering: PCB footprints21Abbreviations24Revision history24
12 13 14 14.1 14.2 14.3 14.4 15 16 17	Static characteristics
12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1	Static characteristics. 11  Dynamic characteristics 13  Package outline 15  Soldering of SMD packages 18  Introduction to soldering 18  Wave and reflow soldering 18  Wave soldering 18  Reflow soldering 19  Soldering: PCB footprints 21  Abbreviations 24  Revision history 24  Legal information 25  Data sheet status 25
12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2	Static characteristics11Dynamic characteristics13Package outline15Soldering of SMD packages18Introduction to soldering18Wave and reflow soldering18Wave soldering18Reflow soldering19Soldering: PCB footprints21Abbreviations24Revision history24Legal information25Data sheet status25Definitions25
12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2 18.3	Static characteristics       11         Dynamic characteristics       13         Package outline       15         Soldering of SMD packages       18         Introduction to soldering       18         Wave and reflow soldering       18         Wave soldering       19         Reflow soldering       19         Soldering: PCB footprints       21         Abbreviations       24         Revision history       24         Legal information       25         Data sheet status       25         Definitions       25         Disclaimers       25
12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2 18.3 18.4	Static characteristics         11           Dynamic characteristics         13           Package outline         15           Soldering of SMD packages         18           Introduction to soldering         18           Wave and reflow soldering         18           Wave soldering         19           Soldering: PCB footprints         21           Abbreviations         24           Revision history         24           Legal information         25           Data sheet status         25           Definitions         25           Disclaimers         25           Trademarks         26
12 13 14 14.1 14.2 14.3 14.4 15 16 17 18 18.1 18.2 18.3	Static characteristics       11         Dynamic characteristics       13         Package outline       15         Soldering of SMD packages       18         Introduction to soldering       18         Wave and reflow soldering       18         Wave soldering       19         Reflow soldering       19         Soldering: PCB footprints       21         Abbreviations       24         Revision history       24         Legal information       25         Data sheet status       25         Definitions       25         Disclaimers       25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.