
# DIGITAL CONTROLLED STEREO AUDIO PROCESSOR WITH LOUDNESS

- INPUT MULTIPLEXER:
   3 STEREO INPUTS
  - SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTION TO DIFFERENT SOURCES
- LOUDNESS FUNCTION
- VOLUME CONTROL IN 1.25dB STEPS
- TREBLE AND BASS CONTROL
- FOUR SPEAKER ATTENUATORS:
  4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE AND FADER FACILITIES
  - INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL I<sup>2</sup>C BUS

#### DESCRIPTION

The TDA7313N is a volume, tone (bass and treble) balance (Left/Right) and fader (front/rear) processor for quality audio applications in car radio and Hi-Fi systems.


Selectable input gain and external loudness function



are provided. Control is accomplished by serial I<sup>2</sup>C bus microprocessor interface. The AC signal setting is obtained by resistor networks

and switches combined with operational amplifiers. Thanks to the used BIPOLAR/CMOS Tecnology,


Low Distortion, Low Noise and Low DC stepping are obtained.



#### PIN CONNECTION (Top view)

November 1999

# **TEST CIRCUIT**



#### THERMAL DATA

Symbol	Description	SO28	28 DIP28 U	
R <sub>th j</sub> -pins	Thermal Resistance Junction-pins max	85	65	°C/W


#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.2	V
T <sub>amb</sub>	Operating Ambient Temperature	-40 to 85	°C
T <sub>stg</sub>	Storage Temperature Range	-55 to +150	°C

#### QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	6	9	10	V
V <sub>CL</sub>	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio		106		dB
Sc	Channel Separation f = 1KHz		103		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Bass and Treble Control 2db step	-14		+14	dB
	Fader and Balance Control 1.25dB step	-38.75		0	dB
	Input Gain 3.75dB step	0		11.25	dB
	Mute Attenuation		100		dB

# **BLOCK DIAGRAM**



# **ELECTRICAL CHARACTERISTICS** (refer to the test circuit $T_{amb} = 25^{\circ}C$ , $V_S = 9V$ , $R_L = 10K\Omega$ , $R_G = 600\Omega$ , all controls flat (G = 0), f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		6	9	10	V
Is	Supply Current			8	11	mA
SVR	Ripple Rejection		60	80		dB
NPUT SEL	ECTORS					
R <sub>II</sub>	Input Resistance	Input 1, 2, 3	35	50	70	KΩ
V <sub>CL</sub>	Clipping Level		2	2.5		Vrms
S <sub>IN</sub>	Input Separation (2)		80	100		dB
RL	Output Load resistance	pin 7, 17	2			KΩ
GINmin	Min. Input Gain		-1	0	1	dB
G <sub>INmax</sub>	Max. Input Gain			11.25		dB
G <sub>STEP</sub>	Step Resolution			3.75		dB
ein	Input Noise	G = 11.25dB		2		μV
V <sub>DC</sub>	DC Steps	adjacent gain steps		4	20	mV
		G = 18.75 to Mute		4		mV
/OLUME C	ONTROL					
R <sub>IV</sub>	Input Resistance		20	33	50	kΩ
CRANGE	Control Range		70	75	80	dB

Riv	Input Resistance		20	33	50	kΩ
CRANGE	Control Range		70	75	80	dB
A <sub>VMIN</sub>	Min. Attenuation		-1	0	1	dB
AVMAX	Max. Attenuation		70	75	80	dB
A <sub>STEP</sub>	Step Resolution		0.5	1.25	1.75	dB
EA	Attenuation Set Error	Av = 0 to -20dB Av = -20 to -60dB	-1.25 -3	0	1.25 2	dB dB
ΕT	Tracking Error				2	dB
V <sub>DC</sub>	DC Steps	adjacent attenuation steps From 0dB to Av max		0 0.5	3 7.5	mV mV

#### SPEAKER ATTENUATORS

Crange	Control Range		35	37.5	40	dB
S <sub>STEP</sub>	Step Resolution		0.5	1.25	1.75	dB
EA	Attenuation set error				1.5	dB
A <sub>MUTE</sub>	Output Mute Attenuation		80	100		dB
V <sub>DC</sub>	DC Steps	adjacent att. steps from 0 to mute		0 1	3 10	mV mV

# BASS CONTROL (1)

Gb	Control Range	Max. Boost/cut	<u>+</u> 12	<u>+</u> 14	<u>+</u> 16	dB
B <sub>STEP</sub>	Step Resolution		1	2	3	dB
R <sub>B</sub>	Internal Feedback Resistance		34	44	58	KΩ

#### **TREBLE CONTROL (1)**

Gt	Control Range	Max. Boost/cut	<u>+</u> 13	<u>+</u> 14	<u>+</u> 15	dB
T <sub>STEP</sub>	Step Resolution		1	2	3	dB

#### ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Test Condition Min. Typ.			
AUDIO OUT	TPUTS					
V <sub>OCL</sub>	Clipping Level	d = 0.3%	2	2.5		Vrms
RL	Output Load Resistance		2			KΩ
CL	Output Load Capacitance				10	nF
R <sub>OUT</sub>	Output resistance		30	75	120	Ω
Vout	DC Voltage Level		4.2	4.5	4.8	V

#### GENERAL

<b>e</b> NO	Output Noise	BW = 20-20KHz, flat output muted all gains = 0dB		2.5 5	15	μV μV
		A curve all gains = 0dB		3		μV
S/N	Signal to Noise Ratio	all gains = 0dB; V <sub>O</sub> = 1Vrms		106		dB
d	Distortion	$\begin{array}{l} A_V = 0,  V_{IN} = 1 V rms \\ A_V = -20 dB \  \  V_{IN} = 1 V rms \\ V_{IN} = 0.3 V rms \end{array}$		0.01 0.09 0.04	0.1 0.3	% %
Sc	Channel Separation left/right		80	103		dB
	Total Tracking error	A <sub>V</sub> = 0 to -20dB -20 to -60 dB		0 0	1 2	dB dB

# **BUS INPUTS**


V <sub>IL</sub>	Input Low Voltage			1	V
VIH	Input High Voltage		3		V
l <sub>iN</sub>	Input Current		-5	+5	μΑ
Vo	Output Voltage SDA Acknowledge	I <sub>O</sub> = 1.6mA		0.4	V


Notes:


(1) Bass and Treble response see attached diagram (fig.16). The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network

(2) The selected input is grounded thru the  $2.2\mu$ F capacitor.

#### Figure 1: Loudness vs. Volume Attenuation












Figure 3: Loudness vs. External Capacitors

Figure 5: Signal to Noise Ratio vs. Volume Setting










Figure 4: Noise vs. Volume/Gain Settings









Figure 8: Distortion vs. Load Resistance



6/14

Figure 9: Channel Separation (L  $\rightarrow$  R) vs. Frequency







Figure 11: Supply Voltage Rejection vs. Frequency









70 10 10<sup>2</sup> 10<sup>3</sup> 10<sup>4</sup> f(Hz)







Figure 14: Supply Current vs. Temperature






Figure 15: Bass Resistance vs. Temperature

#### I<sup>2</sup>C BUS INTERFACE

Data transmission from microprocessor to the TDA7313N and viceversa takes place thru the 2 wires I<sup>2</sup>C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

#### **Data Validity**

As shown in fig. 17, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.


#### Start and Stop Conditions


As shown in fig.18 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

#### **Byte Format**

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Figure 17: Data Validity on the I<sup>2</sup>CBUS





#### Acknowledge

The master ( $\mu$ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 19). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.


The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

#### Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the  $\mu P$  can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

۲7/



8/14

# Figure 18: Timing Diagram of I<sup>2</sup>CBUS





Figure 19: Acknowledge on the I<sup>2</sup>CBUS



# SOFTWARE SPECIFICATION

#### **Interface Protocol**


The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7313N

address (the 8th bit of the byte must be 0). The TDA7313N must always acknowledge at the end of each transmitted byte.

- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)

Data Transferred (N-bytes + Acknowledge)



ACK = Acknowledge S = Start P = Stop

MAX CLOCK SPEED 100kbits/s

#### SOFTWARE SPECIFICATION

Chip address

1 MSB	0	0	0	1	0	0	0 LSB

# DATA BYTES

MSB							LSB	FUNCTION
0	0	B2	B1	B0	A2	A1	A0	Volume control
1	1	0	B1	B0	A2	A1	A0	Speaker ATT LR
1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	C0	Treble control

Ax = 1.25dB steps; Bx = 10dB steps; Cx = 2dB steps; Gx = 3.75dB steps

# SOFTWARE SPECIFICATION (continued)

DATA BYTES (detailed description)

# Volume

MSB							LSB	FUNCTION
0	0	B2	B1	B0	A2	A1	A0	Volume 1.25dB steps
					0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
0	0	B2	B1	B0	A2	A1	A0	Volume 10dB steps
		0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1				0 -10 -20 -30 -40 -50 -60 -70

For example a volume of -45dB is given by:

00100100

# **Speaker Attenuators**

MSB							LSB	FUNCTION
1 1 1	0 0 1 1	0 1 0 1	B1 B1 B1 B1	B0 B0 B0 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
					0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
			0 0 1 1	0 1 0 1	1	1	1	0 -10 -20 -30 Mute

57

For example attenuation of 25dB on speaker RF is given by:

 $1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0$ 

# **Audio Switch**

MSB							LSB	FUNCTION
0	1	0	G1	G0	S2	S1	S0	Audio Switch
					0 1	0 0 1 1	0 1 0 1	Stereo 1 Stereo 2 Stereo 3 Stereo 4 (*) LOUDNESS ON LOUDNESS OFF
			0 0 1 1	0 1 0 1				+11.25dB +7.5dB +3.75dB 0dB

For example to select the stereo 2 input with a gain of +7.5dB LOUDNESS ON the 8bit string is: 01001001


(\*) Stereo 4 is connected internally, but not available on pins.


# **Bass and Treble**

0 0	1 1	1 1	0 1	C3 C3	C2 C2	C1 C1	C0 C0	Bass Treble
				0	0	0	0	-14
				0	0	0	1	-12
				0	0	1	0	-10
				0	0	1	1	-8
				0	1	0	0	-6
				0	1	0	1	-4
				0	1	1	0	-2
				0	1	1	1	0
				1	1	1	1	0
				1	1	1	0	2
				1	1	0	1	4
				1	1	0	0	6
				1	0	1	1	8
				1	0	1	0	10
				1	0	0	1	12
				1	0	0	0	14


C3 = Sign For example Bass at -10dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0


DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			2.65			0.104	
a1	0.1		0.3	0.004		0.012	
b	0.35		0.49	0.014		0.019	
b1	0.23		0.32	0.009		0.013	
С		0.5			0.020		
c1			45° (	(typ.)			
D	17.7		18.1	0.697		0.713	
E	10		10.65	0.394		0.419	
е		1.27			0.050		
e3		16.51			0.65		
F	7.4		7.6	0.291		0.299	
L	0.4		1.27	0.016		0.050	
S			8 ° (n	nax.)			





DIM.		mm		inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
a1		0.63			0.025			
b		0.45			0.018			
b1	0.23		0.31	0.009		0.012		
b2		1.27			0.050			
D			37.34			1.470		
E	15.2		16.68	0.598		0.657		
е		2.54			0.100			
e3		33.02			1.300			
F			14.1			0.555		
I		4.445			0.175			
L		3.3			0.130			





-----Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

