

# **Fast, Precision Comparator**

AD790

### **FEATURES**

45 ns max Propagation Delay Single 5 V or Dual ±15 V Supply Operation CMOS or TTL Compatible Output 250 μV max Input Offset Voltage 500 μV max Input Hysteresis Voltage 15 V max Differential Input Voltage **Onboard Latch** 60 mW Power Dissipation Available in 8-Pin Plastic and Hermetic Cerdip Packages Available in Tape and Reel in Accordance with **EIA-481A Standard** 

### **APPLICATIONS**

**Zero-Crossing Detectors Overvoltage Detectors Pulse-Width Modulators Precision Rectifiers** Discrete A/D Converters Delta-Sigma Modulator A/Ds

### PRODUCT DESCRIPTION

The AD790 is a fast (45 ns), precise voltage comparator, with a number of features that make it exceptionally versatile and easy to use. The AD790 may operate from either a single 5 V supply or a dual  $\pm 15$  V supply. In the single-supply mode, the AD790's inputs may be referred to ground, a feature not found in other comparators. In the dual-supply mode it has the unique ability of handling a maximum differential voltage of 15 V across its input terminals, easing their interfacing to large amplitude and dynamic signals.


This device is fabricated using Analog Devices' Complementary Bipolar (CB) process—which gives the AD790's combination of fast response time and outstanding input voltage resolution (1 mV max). To preserve its speed and accuracy, the AD790 incorporates a "low glitch" output stage that does not exhibit the large current spikes normally found in TTL or CMOS output stages. Its controlled switching reduces power supply disturbances that can feed back to the input and cause undesired oscillations. The AD790 also has a latching function which makes it suitable for applications requiring synchronous operation.

The AD790 is available in five performance grades. The AD790J and the AD790K are rated over the commercial temperature range of 0°C to 70°C. The AD790A and AD790B are rated over the industrial temperature range of -40°C to +85°C. The AD790S is rated over the military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.


### REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAMS 8-Pin Plastic Mini-DIP (N) and Cerdip (Q) Packages



8-Pin SOIC (R) Package



### PRODUCT HIGHLIGHTS

- 1. The AD790's combination of speed, precision, versatility and low cost makes it suitable as a general purpose comparator in analog signal processing and data acquisition systems.
- 2. Built-in hysteresis and a low-glitch output stage minimize the chance of unwanted oscillations, making the AD790 easier to use than standard open-loop comparators.
- 3. The hysteresis combined with a wide input voltage range enables the AD790 to respond to both slow, low level (e.g., 10 mV) signals and fast, large amplitude (e.g., 10 V) signals.
- 4. A wide variety of supply voltages is acceptable for operation of the AD790, ranging from single 5 V to dual +5 V/-12 V,  $\pm 5$  V, or +5 V/ $\pm 15$  V supplies.
- 5. The AD790's power dissipation is the lowest of any comparator in its speed range.
- 6. The AD790's output swing is symmetric between V<sub>LOGIC</sub> and ground, thus providing a predictable output under a wide range of input and output conditions.

© Analog Devices, Inc., 2002

# AD790-SPECIFICATIONS

# **DUAL SUPPLY** (Operation @ 25°C and $+V_S = 15 \text{ V}$ , $-V_S = -15 \text{ V}$ , $V_{LOGIC} = 5 \text{ V}$ unless otherwise noted.)

		AD790J/A		AD790K/B			AD790S				
Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
RESPONSE CHARACTERISTIC Propagation Delay, $t_{PD}$	100 mV Step 5 mV Overdrive T <sub>MIN</sub> to T <sub>MAX</sub>		40	45 45/50		40	45 45/50		40	45 60	ns ns
OUTPUT CHARACTERISTICS Output HIGH Voltage, $V_{OH}$ Output LOW Voltage, $V_{OL}$	1.6 mA Source 6.4 mA Source T <sub>MIN</sub> to T <sub>MAX</sub> 1.6 mA Sink 6.4 mA Sink T <sub>MIN</sub> to T <sub>MAX</sub>	<b>4.3</b> 4.3/4.	4.65 4.45 3 0.35 0.44	0.5 0.5/0.5	4.3 4.3	4.65 4.45 0.35 0.44	0.5 0.5	4.3 4.3	4.65 4.45 0.35 0.44	0.5 0.5	V V V V
INPUT CHARACTERISTICS Offset Voltage <sup>1</sup> Hysteresis <sup>2</sup> Bias Current Offset Current Power Supply	$T_{MIN} \text{ to } T_{MAX}$ $T_{MIN} \text{ to } T_{MAX}$ Either Input $T_{MIN} \text{ to } T_{MAX}$ $T_{MIN} \text{ to } T_{MAX}$	0.3	0.2 0.4 2.5 0.04	1.0 1.5 0.6 5 6.5 0.25 0.3	0.3	0.05 0.4 1.8 0.02	0.25 0.5 0.5 3.5 4.5 0.15 0.2	0.3	0.2 0.4 2.5 0.04	1.0 1.5 0.65 5 7 0.25 0.4	mV mV mV μA μA μA
Rejection Ratio DC  Input Voltage Range Differential Voltage Common Mode Common Mode Rejection Ratio  Input Impedance	$V_{S}\pm20\%$ $T_{MIN} \text{ to } T_{MAX}$ $V_{S}\leq\pm15 \text{ V}$ $-10 \text{ V} <+10 \text{ V} T_{MIN} \text{ to } T_{MAX}$	80 76 -V <sub>S</sub> 80 76	90 88 95 90 20  2	± <b>V</b> <sub>S</sub> +V <sub>S</sub> -2 V	88 85 -V <sub>S</sub> 88 85	100 93 105 100 20  2	$\pm V_S + V_{S} - 2 V$	80 76 -V <sub>S</sub> 80 76	90 85 95 88 20  2	$\pm V_S$ + $V_S$ -2 V	dB dB V V dB dB MΩ  pF
LATCH CHARACTERISTICS  Latch Hold Time, t <sub>H</sub> Latch Setup Time, t <sub>S</sub> LOW Input Level, V <sub>IL</sub> HIGH Input Level, V <sub>IH</sub> Latch Input Current	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MA}$ $X$ $T_{MIN}$ to $T_{MAX}$	1.6	25 5 2.3	35 10 0.8 5 7	1.6	25 5 2.3	35 10 0.8 3.5 5	1.6	25 5 2.3	35 10 0.8 5 8	ns ns V V µA µA
SUPPLY CHARACTERISTICS Diff Supply Voltage $^3$ Logic Supply Quiescent Current $+V_S$ $-V_S$ $V_{LOGIC}$ Power Dissipation	$V_{LOGIC} = 5 \text{ V}$ $T_{MIN} \text{ to } T_{MAX}$ $T_{MIN} \text{ to } T_{MAX}$ $+V_S = 15 \text{ V}$ $-V_S = -15 \text{ V}$ $V_{LOGIC} = 5 \text{ V}$	4.5 4.0	8 4 2	33 7 10 5 3.3 242	4.5 4.0	8 4 2	33 7 10 5 3.3 242	4.7	8 4 2	33 7 10 5 3.3 242	V V mA mA mA mW
TEMPERATURE RANGE Rated Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	0 to 7	0/–40 to	o +85	0 to 7	0/–40 to	o +85		–55 to	+125	°C

### NOTES

-2- REV. D

<sup>&</sup>lt;sup>1</sup>Defined as the average of the input voltages at the low to high and high to low transition points. Refer to Figure 6.

<sup>&</sup>lt;sup>2</sup>Defined as half the magnitude between the input voltages at the low to high and high to low transition points. Refer to Figure 6.

 $<sup>^3+</sup>V_S$  must be no lower than  $(V_{\rm LOGIC}$  –0.5 V) in any supply operating conditions, except during power up.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final test. Specifications subject to change without notice.

# **SINGLE SUPPLY** (Operation @ 25°C and $+V_S = V_{LOGIC} = 5 \text{ V}, -V_S = 0 \text{ V} \text{ unless otherwise noted.})^1$

		AD790J/A			AD790K/B			AD790S				
Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	
RESPONSE CHARACTERISTIC Propagation Delay, $t_{\rm PD}$	100 mV Step 5 mV Overdrive T <sub>MIN</sub> to T <sub>MAX</sub>		45	50 50/60		45	50 50/60		45	50 65	ns ns	
OUTPUT CHARACTERISTICS Output HIGH Voltage, $V_{OH}$ Output LOW Voltage, $V_{OL}$	1.6 mA Source 6.4 mA Source T <sub>MIN</sub> to T <sub>MAX</sub> 1.6 mA Sink 6.4 mA Sink T <sub>MIN</sub> to T <sub>MAX</sub>	<b>4.3</b> 4.3	4.65 4.45 0.35 0.44	<b>0.5</b> 0.5	4.3 4.3	4.65 4.45 0.35 0.44	0.5 0.5	4.3 4.3	4.65 4.45 0.35 0.44	0.5 0.5	V V V V	
INPUT CHARACTERISTICS Offset Voltage <sup>2</sup> Hysteresis <sup>3</sup> Bias Current Offset Current	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ Either Input $T_{MIN}$ to $T_{MAX}$	0.3	0.45 0.5 2.7 0.04	1.5 2.0 0.75 5 7 0.25 0.3	0.3	0.35 0.5 2.0 0.02	0.6 0.85 0.65 3.5 5 0.15	0.3	0.45 0.7 2.7 0.04	1.5 2.0 1.0 5 8 0.25 0.4	mV mV mV μA μA μA	
Power Supply Rejection Ratio DC  Input Voltage Range Differential Voltage	4.5 V $\leq$ V <sub>S</sub> $\leq$ 5.5 V T <sub>MIN</sub> to T <sub>MAX</sub>	<b>80</b> 76/ <b>76</b>	90 88	$\pm V_S$	86 82	100 93	$\pm V_S$	80 76	90 85	$\pm V_S$	dB dB	
Common Mode Input Impedance		0	20  2	+V <sub>S</sub> -2 V	0	20  2	+V <sub>S</sub> -2 V	0	20  2	+V <sub>S</sub> -2 V	1 '	
LATCH CHARACTERISTICS  Latch Hold Time, $t_H$ Latch Setup Time, $t_S$ LOW Input Level, $V_{IL}$ HIGH Input Level, $V_{IH}$ Latch Input Current	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	1.6	25 5 2.3	35 10 0.8 5 7	1.6	25 5 2.3	35 10 <b>0.8</b> 3.5 5	1.6	25 5 2.3	35 10 <b>0.8</b> 5 8	ns ns V V µA µA	
SUPPLY CHARACTERISTICS Supply Voltage <sup>4</sup> Quiescent Current Power Dissipation	$T_{MIN}$ to $T_{MAX}$	4.5	10	7 12 60	4.5	10	7 12 60	4.7	10	7 12 60	V mA mW	
TEMPERATURE RANGE Rated Performance	$T_{MIN}$ to $T_{MAX}$	0 to 70	0/–40 to	+85	0 to 7	0/–40 to	o +85		–55 to	+125	°C	

REV. D -3-

<sup>&</sup>lt;sup>1</sup>Pin 1 tied to Pin 8, and Pin 4 tied to Pin 6.

<sup>&</sup>lt;sup>2</sup>Defined as the average of the input voltages at the low to high and high to low transition points. Refer to Figure 6.
<sup>3</sup>Defined as half the magnitude between the input voltages at the low to high and high to low transition points. Refer to Figure 6.

 $<sup>^4</sup>$ – $V_S$  must not be connected above ground.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final test. Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

112002012111111111111111111111111111111
Supply Voltage
Internal Power Dissipation <sup>2</sup> 500 mW
Differential Input Voltage ±16.5 V
Output Short-Circuit Duration Indefinite
Storage Temperature Range
(N, R)65°C to +125°C
(Q)65°C to +150°C
Lead Temperature Range (Soldering 60 sec) 300°C
Logic Supply Voltage
NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^2 Thermal characteristics: plastic N-8 package: <math display="inline">\theta_{JA} = 90^{\circ} C/watt;$  ceramic Q-8 package:  $\theta_{JA} = 110^{\circ} C/watt,$   $\theta_{JC} = 30^{\circ} C/watt.$  SOIC (R-8) package:  $\theta_{JA} = 160^{\circ} C$  watt;  $\theta_{JC} = 42^{\circ} C/watt.$ 




Figure 1. Basic Dual Supply Configuration (N, Q Package Pinout)

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD790JN	0°C to 70°C	Plastic DIP	N-8
AD790JR	0°C to 70°C	SOIC	SO-8
AD790JR-REEL	0°C to 70°C	Reel	
AD790JR-REEL7	0°C to 70°C	SOIC	R-8
AD790KN*	0°C to 70°C	Plastic DIP	N-8
AD790AQ	−40°C to +85°C	Cerdip	Q-8
AD790BQ*	–40°C to +85°C	Cerdip	Q-8
AD790SQ	−55°C to +125°C	Cerdip	Q-8

<sup>\*</sup>Not for new designs; obsolete April 2002.

For military processed devices, please refer to the standard Microcircuit Drawing (SMD) available at

www.dscc.dla.mil/programs/milspec/default.asp

SMD Part Number	ADI Equivalent
5962-9150501MPA*	AD790 SQ/883

<sup>\*</sup>Not for new designs; obsolete April 2002.




Figure 2. Basic Single Supply Configuration (N, Q Package Pinout)





Figure 3. Response Time Test Circuit (N, Q Package Pinout)

# **Typical Performace Characteristics—AD790**



TPC 4. Propagation Delay vs. Source Resistance

100 1k SOURCE RESISTANCE - Ohms


10

TPC 5. Propagation Delay vs. Temperature


0.0 6 I<sub>SINK</sub> - mA

TEMP = +25°C

TPC 6. Output Low Voltage vs. Sink Current



TPC 7. Output High Voltage vs. Source Current



TPC 8. Total Supply Current vs. Temperature




Figure 4. Latch Timing

REV. D -5-

### CIRCUIT DESCRIPTION

The AD790 possesses the overall characteristics of a standard monolithic comparator: differential inputs, high gain and a logic output. However, its function is implemented with an architecture which offers several advantages over previous comparator designs. Specifically, the output stage alleviates some of the limitations of classic "TTL" comparators and provides a symmetric output. A simplified representation of the AD790 circuitry is shown in Figure 5.




Figure 5. AD790 Block Diagram

The output stage takes the amplified differential input signal and converts it to a single-ended logic output. The output swing is defined by the pull-up PNP and the pull-down NPN. These produce inherent rail-to-rail output levels, compatible with CMOS logic, as well as TTL, without the need for clamping to internal bias levels. Furthermore, the pull-up and pull-down levels are symmetric about the center of the supply range and are referenced off the  $V_{\rm LOGIC}$  supply and ground. The output stage has nearly symmetric dynamic drive capability, yielding equal rise and fall times into subsequent logic gates.

Unlike classic TTL or CMOS output stages, the AD790 circuit does not exhibit large current spikes due to unwanted current flow between the output transistors. The AD790 output stage has a controlled switching scheme in which amplifiers A1 and A2 drive the output transistors in a manner designed to reduce the current flow between Q1 and Q2. This also helps minimize the disturbances feeding back to the input which can cause troublesome oscillations.

The output high and low levels are well controlled values defined by  $V_{\rm LOGIC}$  (5 V), ground and the transistor equivalent Schottky clamps and are compatible with TTL and CMOS logic requirements. The fanout of the output stage is shown in TPC 3 for standard LSTTL or HCMOS gates. Output drive behavior vs. capacitive load is shown in TPC 2.

### **HYSTERESIS**

The AD790 uses internal feedback to develop hysteresis about the input reference voltage. Figure 6 shows how the input offset voltage and hysteresis terms are defined. Input offset voltage  $(V_{OS})$  is the difference between the center of the hysteresis range and the ground level. This can be either positive or negative. The hysteresis voltage  $(V_{H})$  is one-half the width of the




Figure 6. Hysteresis Definitions (N, Q Package Pinout) hysteresis range. This built-in hysteresis allows the AD790 to avoid oscillation when an input signal slowly crosses the ground level.

### SUPPLY VOLTAGE CONNECTIONS

The AD790 may be operated from either single or dual supply voltages. Internally, the  $V_{LOGIC}$  circuitry and the analog frontend of the AD790 are connected to separate supply pins. If dual supplies are used, any combination of voltages in which  $+V_S \ge V_{LOGIC} - 0.5 \text{ V}$  and  $-V_S \le 0$  may be chosen. For single supply operation (i.e.,  $+V_S = V_{LOGIC}$ ), the supply voltage can be operated between 4.5 V and 7 V. Figure 7 shows some other examples of typical supply connections possible with the AD790.

### BYPASSING AND GROUNDING

Although the AD790 is designed to be stable and free from oscillations, it is important to properly bypass and ground the power supplies. Ceramic 0.1  $\mu F$  capacitors are recommended and should be connected directly at the AD790's supply pins. These capacitors provide transient currents to the device during comparator switching. The AD790 has three supply voltage pins, +V\_s, -V\_s and V\_LOGIC. It is important to have a common ground lead on the board for the supply grounds and the GND pin of the AD790 to provide the proper return path for the supply current.

### LATCH OPERATION

The AD790 has a latch function for retaining input information at the output. The comparator decision is "latched" and the output state is held when Pin 5 is brought low. As long as Pin 5 is kept low, the output remains in the high or low state, and does not respond to changing inputs. Proper capture of the input signal requires that the timing relationships shown in Figure 4 are followed. Pin 5 should be driven with CMOS or TTL logic levels.

The output of the AD790 will respond to the input when Pin 5 is at a high logic level. When not in use, Pin 5 should be connected to the positive logic supply. When using dual supplies, it is recommended that a 510  $\Omega$  resistor be placed in series with Pin 5 and the driving logic gate to limit input currents during powerup.

–6– REV. D

# **Applying the AD790**




Figure 7. Typical Power Supply Connections (N, Q Package Pinout)

### Window Comparator for Overvoltage Detection

The wide differential input range of the AD790 makes it suitable for monitoring large amplitude signals. The simple overvoltage detection circuit shown in Figure 8 illustrates direct connection of the input signal to the high impedance inputs of the comparator without the need for special clamp diodes to limit the differential

input voltage across the inputs.




Figure 8. Overvoltage Detector (N, Q Package Pinout)

### Single Supply Ground Referred Overload Detector

The AD790 is useful as an overload detector for sensitive loads that must be powered from a single supply. A simple ground referenced overload detector is shown in Figure 8. The comparator senses a voltage across a PC board trace and compares that to a reference (trip) voltage established by the comparator's minus supply current through a 2.7  $\Omega$  resistor. This sets up a 10 mV reference level that is compared to the sense voltage.

The minus supply current is proportional to absolute temperature and compensates for the change in the sense resistance with temperature. The width and length of the PC board trace determine the resistance of the trace and consequently the trip current level.

 $I_{LIMIT} = 10 \text{ mV/R}_{SENSE}$ 

 $R_{SENSE}$  = rho (trace length/trace width)

rho = resistance of a unit square of trace




Figure 9. Ground Referred Overload Detector Circuit (N, Q Package Pinout)

### **Precision Full-Wave Rectifier**

The high speed and precision of the AD790 make it suitable for use in the wide dynamic range full-wave rectifier shown in Figure 10. This circuit is capable of rectifying low level signals as small as a few mV or as high as 10 V. Input resolution, propagation delay and op amp settling will ultimately limit the maximum input frequency for a given accuracy level. Total comparator plus switch delay is approximately 100 ns, which limits the maximum input frequency to 1 MHz for clean rectification.




Figure 10. Precision Full-Wave Rectifier (N, Q Package Pinout)

REV. D –7–

# -5V BIPOLAR SIGNAL INPUT 1kΩ 2 + 8 5 TIL LEVEL OUTPUT GND

\*A RESISTOR UP TO 10kΩ MAYBE USED TO REDUCE THE SOURCE AND SINK CURRENT OF THE DRIVER. HOWEVER, THIS WILL SLIGHTLY LOWER THE MAXIMUM USABLE CLOCK RATE.

Figure 11. A Bipolar to CMOS TTL Line Receiver (N, Q Package Pinout)

### Bipolar to CMOS/TTL

It is sometimes desirable to translate a bipolar signal (e.g., ±5 V) coming from a communications cable or another section of the system to CMOS/TTL logic levels; such an application is referred to as a line receiver. Previously, the interface to the bipolar signal required either a dual (±) power supply or a reference voltage level about which the line receiver would switch. The AD790 may be used in a simple circuit to provide a unique capability: the ability to receive a bipolar signal while powered from a single 5 V supply. Other comparators cannot perform this task. Figure 11 shows a 1 k $\Omega$  resistor in series with the input signal which is then clamped by a Schottky diode, holding the input of the comparator at 0.4 V below ground. Although the comparator is specified for a common mode range down to -V<sub>S</sub>, (in this case ground) it is permissible to bring one of the inputs a few hundred mV below ground. The comparator switches around this level and produces a CMOS/TTL compatible swing. The circuit will operate to switching frequencies of 20 MHz.


–8– REV. D

### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).

### 8-Pin Plastic Mini-DIP (N-8) Package

### 8-Pin Cerdip (Q-8) Package



SOIC (R-8) Package



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

COMPLIANT TO JEDEC STANDARDS MS-012 AA

REV. D –9–

# **Revision History**

Location	Pag	e
Data Sheet changed from REV. C to REV. D.		
Edits to SOIC (R-8) Package	'	9
03/02—Data Sheet changed from REV. B to REV. C.		
Edits to FEATURES		1
Edits to PRODUCT DESCRIPTION		1
Deleted METALIZATION PHOTOGRAPH		4
Edits to ORDERING GUIDE		4